{"id":"https://openalex.org/W2305766293","doi":"https://doi.org/10.1109/isqed.2016.7479225","title":"Digital IP protection using threshold voltage control","display_name":"Digital IP protection using threshold voltage control","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2305766293","doi":"https://doi.org/10.1109/isqed.2016.7479225","mag":"2305766293"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1603.07370","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060723893","display_name":"Joseph Davis","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joseph Davis","raw_affiliation_strings":["School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089015378","display_name":"Niranjan Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niranjan Kulkarni","raw_affiliation_strings":["School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101425469","display_name":"Jinghua Yang","orcid":"https://orcid.org/0000-0002-1531-2512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinghua Yang","raw_affiliation_strings":["School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074963592","display_name":"Aykut Dengi","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aykut Dengi","raw_affiliation_strings":["School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030130819","display_name":"Sarma Vrudhula","orcid":"https://orcid.org/0000-0001-9278-2959"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarma Vrudhula","raw_affiliation_strings":["School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA"],"affiliations":[{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"School of Computing, Informatics and Decision Systems Engineering, Arizona State University, Tempe 85281 USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5060723893"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.32,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54906244,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"102","issue":null,"first_page":"344","last_page":"349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.5657992362976074},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5345826148986816},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4790400266647339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47534725069999695},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.471456378698349},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4546237289905548},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4507949650287628},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4353976547718048},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41112220287323},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38694894313812256},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36179646849632263},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3531225025653839},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3404455780982971},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.3317070007324219},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3153940737247467},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23542752861976624},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1750299036502838},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.12888199090957642}],"concepts":[{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.5657992362976074},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5345826148986816},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4790400266647339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47534725069999695},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.471456378698349},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4546237289905548},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4507949650287628},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4353976547718048},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41112220287323},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38694894313812256},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36179646849632263},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3531225025653839},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3404455780982971},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.3317070007324219},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3153940737247467},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23542752861976624},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1750299036502838},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.12888199090957642},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/isqed.2016.7479225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1603.07370","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1603.07370","pdf_url":"https://arxiv.org/pdf/1603.07370","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"doi:10.48550/arxiv.1603.07370","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1603.07370","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"},{"id":"mag:2305766293","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1603.07370","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1603.07370","pdf_url":"https://arxiv.org/pdf/1603.07370","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4684235","display_name":null,"funder_award_id":"1230401","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7393751776","display_name":null,"funder_award_id":"1237856","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2305766293.pdf","grobid_xml":"https://content.openalex.org/works/W2305766293.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1026469811","https://openalex.org/W1997051850","https://openalex.org/W2012725064","https://openalex.org/W2063443456","https://openalex.org/W2063615695","https://openalex.org/W2093137120","https://openalex.org/W2095410905","https://openalex.org/W2099101940","https://openalex.org/W2117251208","https://openalex.org/W2124954128","https://openalex.org/W2140904634","https://openalex.org/W2150981204","https://openalex.org/W2342732973","https://openalex.org/W3140586337","https://openalex.org/W6626633366","https://openalex.org/W6676010551"],"related_works":["https://openalex.org/W2963548896","https://openalex.org/W2840176616","https://openalex.org/W1999195917","https://openalex.org/W2219874767","https://openalex.org/W2409240295","https://openalex.org/W2832012654","https://openalex.org/W2346703818","https://openalex.org/W2255584550","https://openalex.org/W2854967410","https://openalex.org/W2420617645","https://openalex.org/W3021593506","https://openalex.org/W299329065","https://openalex.org/W2131280792","https://openalex.org/W2611339888","https://openalex.org/W3173407745","https://openalex.org/W2624106274","https://openalex.org/W2269115905","https://openalex.org/W2820672918","https://openalex.org/W2756487024","https://openalex.org/W22919355"],"abstract_inverted_index":{"This":[0,15,214,238],"paper":[1],"proposes":[2],"a":[3,11,19,31,48,68,74,78,84,89,152,182,195,256,289],"method":[4],"to":[5,87,126,143,150,164,167,211,218,249,269,320],"completely":[6],"hide":[7,219],"the":[8,63,112,122,127,132,135,159,187,201,206,220,224,232,236,250,314,316,326,352],"functionality":[9,133],"of":[10,33,36,46,62,77,92,101,114,117,121,134,138,158,173,189,194,223,235,244,260],"digital":[12],"standard":[13,257,267],"cell.":[14],"is":[16,50,162,197,239],"accomplished":[17],"by":[18,119,145,181,200,226,241,280,322],"differential":[20],"threshold":[21,42,124,149,156],"logic":[22,94,102,107,272],"gate":[23,49],"(TLG).":[24],"A":[25,283],"TLG":[26,79,86,196],"with":[27,265,308],"n":[28,37],"inputs":[29,64,140],"implements":[30],"subset":[32,116],"Boolean":[34],"functions":[35,118],"variables":[38],"that":[39,80,115,190,208],"are":[40,141,179,209],"linear":[41,59],"functions.":[43],"The":[44,155,171,192],"output":[45],"such":[47],"one":[51],"if":[52,55],"and":[53,246,288,301,309,339],"only":[54,82],"an":[56,296],"integer":[57,70],"weighted":[58],"arithmetic":[60],"sum":[61],"equals":[65],"or":[66],"exceeds":[67],"given":[69,183],"threshold.":[71],"We":[72,253],"present":[73],"novel":[75],"architecture":[76],"not":[81,198],"allows":[83,111],"single":[85],"implement":[88],"large":[90],"number":[91,172],"complex":[93,271],"functions,":[95],"which":[96],"would":[97],"require":[98],"multiple":[99],"levels":[100],"when":[103],"implemented":[104],"using":[105],"conventional":[106,266],"primitives,":[108],"but":[109,204],"also":[110],"selection":[113],"assignment":[120,243],"transistor":[123],"voltages":[125],"input":[128,184,251],"transistors.":[129,252],"To":[130],"obfuscate":[131],"TLG,":[136],"weights":[137],"some":[139,229],"set":[142,163,222,234],"zero":[144],"setting":[146],"their":[147,169,346],"device":[148],"be":[151,263,278],"high":[153,245],"Vt.":[154],"voltage":[157],"remaining":[160],"transistors":[161,176],"low":[165,174,247],"Vt":[166,175,248],"increase":[168,321],"transconductance.":[170],"whose":[177,274],"gates":[178],"driven":[180],"xi":[185],"determines":[186],"weight":[188],"input.":[191],"function":[193,225,275],"determined":[199],"cell":[202,258,327],"itself":[203],"rather":[205],"signals":[207],"connected":[210],"its":[212],"inputs.":[213],"makes":[215],"it":[216],"possible":[217],"support":[221,233],"essentially":[227],"removing":[228],"variable":[230],"from":[231],"function.":[237],"done":[240],"selective":[242],"describe":[254],"how":[255],"library":[259],"TLGs":[261],"can":[262,276],"mixed":[264],"cells":[268,315],"realize":[270],"circuits,":[273],"never":[277],"discovered":[279],"reverse":[281],"engineering.":[282],"32-bit":[284],"Wallace":[285],"tree":[286],"multiplier":[287],"28-bit":[290],"4-tap":[291],"filter":[292],"were":[293],"synthesized":[294],"on":[295],"ST":[297],"65nm":[298],"process,":[299],"placed":[300],"routed,":[302],"then":[303],"simulated":[304],"including":[305],"extracted":[306],"parastics":[307],"without":[310],"obfuscation.":[311],"By":[312],"obfuscating":[313],"delay":[317],"was":[318],"shown":[319],"approximately":[323],"5%":[324],"at":[325,351],"level.":[328],"Both":[329],"obfuscated":[330],"designs":[331],"had":[332],"much":[333,340],"lower":[334,337,341],"area":[335,338],"(25%)":[336],"dynamic":[342],"power":[343],"(30%)":[344],"than":[345],"nonobfuscated":[347],"CMOS":[348],"counterparts,":[349],"operating":[350],"same":[353],"frequency.":[354]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}