{"id":"https://openalex.org/W2402926586","doi":"https://doi.org/10.1109/isqed.2016.7479209","title":"Performance modeling and optimization for on-chip interconnects in 3D memory arrays","display_name":"Performance modeling and optimization for on-chip interconnects in 3D memory arrays","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2402926586","doi":"https://doi.org/10.1109/isqed.2016.7479209","mag":"2402926586"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065550633","display_name":"Javaneh Mohseni","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Javaneh Mohseni","raw_affiliation_strings":["Georgia Institute of Teenology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Teenology, Atlanta, GA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["Georgia Institute of Teenology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Teenology, Atlanta, GA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080526846","display_name":"Azad Naeemi","orcid":"https://orcid.org/0000-0003-4774-9046"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Azad Naeemi","raw_affiliation_strings":["Georgia Institute of Teenology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Teenology, Atlanta, GA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065550633"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03621058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"252","last_page":"257"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6977732181549072},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6684236526489258},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5936617255210876},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5242486596107483},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4968765079975128},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4603002667427063},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4586733281612396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.453029066324234},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43396344780921936},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.42562156915664673},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.37193697690963745},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36378419399261475},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3542526364326477},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3403184115886688},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2529437243938446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12714830040931702},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06907829642295837},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06704622507095337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6977732181549072},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6684236526489258},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5936617255210876},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5242486596107483},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4968765079975128},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4603002667427063},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4586733281612396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.453029066324234},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43396344780921936},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.42562156915664673},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.37193697690963745},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36378419399261475},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3542526364326477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3403184115886688},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2529437243938446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12714830040931702},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06907829642295837},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06704622507095337},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1977594038","https://openalex.org/W1990828594","https://openalex.org/W2023834387","https://openalex.org/W2025516544","https://openalex.org/W2031814111","https://openalex.org/W2034089924","https://openalex.org/W2040291457","https://openalex.org/W2073096369","https://openalex.org/W2109314689","https://openalex.org/W2114738829","https://openalex.org/W2120149280","https://openalex.org/W2144149750","https://openalex.org/W2157973254","https://openalex.org/W2159759061","https://openalex.org/W2162067533","https://openalex.org/W2164374443","https://openalex.org/W2484844306","https://openalex.org/W2545613065","https://openalex.org/W4239250096","https://openalex.org/W4240648805","https://openalex.org/W6644409146"],"related_works":["https://openalex.org/W2993507867","https://openalex.org/W2338333993","https://openalex.org/W2296275612","https://openalex.org/W2753615087","https://openalex.org/W4248614727","https://openalex.org/W321331545","https://openalex.org/W3200363193","https://openalex.org/W2293894704","https://openalex.org/W2136268150","https://openalex.org/W1837030695"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,7,34,45,57,69,95,125,145,148,156],"major":[4],"limitations":[5],"to":[6,23,33,93,102,144],"interconnect":[8],"technology":[9,19,141],"scaling":[10,36,105],"in":[11,87],"2D":[12],"and":[13,29,50,81,118,155],"3D":[14,62,76,88,108,128,136,160],"memory":[15,55,63,73,77,89,103,129,137,153],"systems":[16,90],"at":[17],"future":[18],"nodes":[20,142],"from":[21],"9.5nm":[22],"3nm.":[24],"Impacts":[25],"of":[26,53,59,72,114,127,151],"both":[27],"evolutionary":[28],"radical":[30],"potential":[31],"solutions":[32,101,157],"BEOL":[35],"problem":[37],"are":[38,79,91,110,131,162],"quantified.":[39],"First,":[40],"by":[41,98,107,134,159],"developing":[42],"models":[43],"for":[44,140],"access":[46],"time,":[47],"dynamic":[48],"power":[49],"energy":[51],"consumption":[52],"a":[54,152],"system,":[56],"impact":[58,113],"interconnects":[60],"on":[61,124],"performance":[64,70,126,139,149],"is":[65],"investigated.":[66,111],"To":[67],"address":[68],"bottlenecks":[71,150],"systems,":[74],"different":[75],"configurations":[78],"investigated":[80],"optimized.":[82],"In":[83],"addition,":[84],"structural":[85],"changes":[86],"introduced":[92],"minimize":[94],"limits":[96],"imposed":[97],"interconnects.":[99],"The":[100,112],"array":[104,154],"enabled":[106],"integration":[109,161],"through-silicon":[115],"via":[116,121],"(TSV)":[117],"monolithic":[119],"inter-tier":[120],"(MIV)":[122],"technologies":[123],"arrays":[130],"studied.":[132],"Finally":[133],"studying":[135],"system":[138],"up":[143],"year":[146],"2026,":[147],"provided":[158],"identified.":[163]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}