{"id":"https://openalex.org/W2406790022","doi":"https://doi.org/10.1109/isqed.2016.7479203","title":"Device/system performance modeling of stacked lateral NWFET logic","display_name":"Device/system performance modeling of stacked lateral NWFET logic","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2406790022","doi":"https://doi.org/10.1109/isqed.2016.7479203","mag":"2406790022"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020237095","display_name":"Victor Huang","orcid":"https://orcid.org/0000-0002-4809-8321"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Victor Huang","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064738995","display_name":"Chenyun Pan","orcid":"https://orcid.org/0000-0001-9161-1728"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenyun Pan","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082050068","display_name":"Dmitry Yakimets","orcid":"https://orcid.org/0000-0002-0772-7398"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dmitry Yakimets","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113820250","display_name":"Praveen Raghavan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Praveen Raghavan","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080526846","display_name":"Azad Naeemi","orcid":"https://orcid.org/0000-0003-4774-9046"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azad Naeemi","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5020237095"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03761697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8170595765113831},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7425026893615723},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6793029308319092},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6661475896835327},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6589580178260803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.541900098323822},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5293353796005249},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5278903245925903},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4540572464466095},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.4418392777442932},{"id":"https://openalex.org/keywords/nanowire","display_name":"Nanowire","score":0.4270504117012024},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41342467069625854},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.411778062582016},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4010326862335205},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.37812063097953796},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2721412777900696},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.09351581335067749},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08495810627937317}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.8170595765113831},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7425026893615723},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6793029308319092},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6661475896835327},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6589580178260803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.541900098323822},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5293353796005249},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5278903245925903},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4540572464466095},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.4418392777442932},{"id":"https://openalex.org/C74214498","wikidata":"https://www.wikidata.org/wiki/Q631739","display_name":"Nanowire","level":2,"score":0.4270504117012024},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41342467069625854},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.411778062582016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4010326862335205},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.37812063097953796},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2721412777900696},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.09351581335067749},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08495810627937317},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1490038213","https://openalex.org/W1513779741","https://openalex.org/W2029611224","https://openalex.org/W2038842933","https://openalex.org/W2093291266","https://openalex.org/W2100227344","https://openalex.org/W2135650105","https://openalex.org/W2147608252","https://openalex.org/W2151043742","https://openalex.org/W3152285429","https://openalex.org/W6674970081"],"related_works":["https://openalex.org/W2145098804","https://openalex.org/W2130440338","https://openalex.org/W2515312339","https://openalex.org/W2762653771","https://openalex.org/W2791832526","https://openalex.org/W2029162371","https://openalex.org/W2765195743","https://openalex.org/W2161229876","https://openalex.org/W1017999001","https://openalex.org/W2774826444"],"abstract_inverted_index":{"New":[0],"device":[1],"structures":[2],"using":[3],"two":[4],"layers":[5],"of":[6,14,32,39,102,110],"lateral":[7],"nanowire":[8],"transistors":[9],"(LFET)":[10],"stacked":[11,72],"on":[12,30,67],"top":[13,31],"each":[15],"other":[16],"are":[17,45,60],"proposed":[18,64],"for":[19,62,82],"an":[20,40],"inverter":[21,41,86],"and":[22,42,49,57],"2-input":[23],"NAND":[24],"(NAND2)":[25],"gate.":[26],"By":[27],"stacking":[28],"PFETs":[29],"NFETs,":[33],"the":[34,63,68,71,103,107],"effective":[35],"cell":[36],"footprint":[37],"areas":[38],"a":[43,75,83,89],"NAND2":[44],"reduced":[46],"by":[47],"50%":[48],"33%,":[50],"respectively.":[51],"In":[52],"this":[53],"paper,":[54],"parasitic":[55],"modeling":[56],"system-level":[58,95],"simulations":[59],"performed":[61],"structures.":[65],"Based":[66],"capacitance":[69,81],"simulations,":[70],"structure":[73],"provides":[74],"13%":[76],"reduction":[77],"in":[78],"input":[79],"gate":[80],"minimum":[84],"sized":[85],"thanks":[87],"to":[88,100],"shorter":[90],"vertical":[91],"NFET":[92],"cell.":[93],"The":[94],"simulation":[96],"results":[97],"show":[98],"up":[99],"12.9%":[101],"power":[104],"saving":[105],"at":[106],"supply":[108],"voltage":[109],"0.6V.":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}