{"id":"https://openalex.org/W2401761661","doi":"https://doi.org/10.1109/isqed.2016.7479188","title":"Equivalence checking between SLM and RTL using machine learning techniques","display_name":"Equivalence checking between SLM and RTL using machine learning techniques","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2401761661","doi":"https://doi.org/10.1109/isqed.2016.7479188","mag":"2401761661"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084681436","display_name":"Jian Hu","orcid":"https://orcid.org/0000-0003-3896-6938"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jian Hu","raw_affiliation_strings":["College of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101612110","display_name":"Tun Li","orcid":"https://orcid.org/0000-0001-7498-3909"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tun Li","raw_affiliation_strings":["College of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073968910","display_name":"Sikun Li","orcid":"https://orcid.org/0000-0001-9911-6748"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sikun Li","raw_affiliation_strings":["College of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"College of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084681436"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72691367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.8106759786605835},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.796658992767334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7346963882446289},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.7301908731460571},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5214363932609558},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5191318392753601},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.48693883419036865},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4781004786491394},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44358253479003906},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4348214864730835},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.430237352848053},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.29038113355636597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27271008491516113},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21204602718353271},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20003080368041992},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17339617013931274},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13672471046447754},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1322251558303833},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.0803898274898529}],"concepts":[{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.8106759786605835},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.796658992767334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7346963882446289},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.7301908731460571},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5214363932609558},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5191318392753601},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.48693883419036865},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4781004786491394},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44358253479003906},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4348214864730835},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.430237352848053},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29038113355636597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27271008491516113},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21204602718353271},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20003080368041992},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17339617013931274},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13672471046447754},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1322251558303833},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0803898274898529}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W109993195","https://openalex.org/W1567363020","https://openalex.org/W1918425394","https://openalex.org/W1982205631","https://openalex.org/W2003210967","https://openalex.org/W2009086942","https://openalex.org/W2021276026","https://openalex.org/W2024158551","https://openalex.org/W2036107243","https://openalex.org/W2040082102","https://openalex.org/W2091152454","https://openalex.org/W2107475403","https://openalex.org/W2114398233","https://openalex.org/W2116037109","https://openalex.org/W2117926441","https://openalex.org/W2125301519","https://openalex.org/W2134735506","https://openalex.org/W3141331497","https://openalex.org/W4238342346","https://openalex.org/W6651122269","https://openalex.org/W6656024757","https://openalex.org/W6677414375"],"related_works":["https://openalex.org/W2804025759","https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W2613207706","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W2895905110"],"abstract_inverted_index":{"The":[0,64,78,106,151],"growing":[1],"complexity":[2,143],"of":[3,85,108,126,144,160],"modern":[4],"digital":[5],"design":[6,12,23],"makes":[7],"designers":[8],"shift":[9],"toward":[10],"starting":[11],"exploration":[13],"using":[14,29,87],"high-level":[15,30],"languages,":[16],"and":[17,42,58,122,136,139,158],"generating":[18],"register":[19],"transfer":[20],"level":[21,26],"(RTL)":[22],"from":[24,92,118],"system":[25],"modeling":[27],"(SLM)":[28],"synthesis":[31],"or":[32],"manual":[33],"transformation.":[34],"Unfortunately,":[35],"this":[36,51],"translation":[37],"process":[38],"is":[39,111],"very":[40],"complex":[41],"may":[43],"introduce":[44],"bugs":[45],"into":[46],"the":[47,82,94,100,115,120,142,145,156,161],"generated":[48],"design.":[49],"In":[50],"paper,":[52],"we":[53],"propose":[54],"a":[55],"novel":[56],"SLM":[57,135],"RTL":[59,137],"sequential":[60],"equivalence":[61,75,148],"checking":[62,76,149],"method.":[63,77,163],"proposed":[65,79,162],"method":[66,80,110,129],"bases":[67],"on":[68],"Finite":[69],"state":[70],"machines":[71],"with":[72,132],"datapath":[73],"(FSMD)":[74],"recognizes":[81],"corresponding":[83,101,116],"path-pairs":[84,102,117],"FSMDs":[86],"machine":[88],"learning":[89],"(ML)":[90],"technique":[91],"all":[93,119],"paths.":[95],"And":[96],"then":[97],"it":[98,113],"compares":[99],"by":[103],"symbolic":[104],"simulation.":[105],"advantage":[107],"our":[109],"that":[112],"separates":[114],"paths":[121],"avoids":[123],"blind":[124],"comparisons":[125],"path-pairs.":[127],"Our":[128],"can":[130],"deal":[131],"greatly":[133],"different":[134],"designs":[138],"dramatically":[140],"reduce":[141],"path-based":[146],"FSMD":[147],"problem.":[150],"promising":[152],"experimental":[153],"results":[154],"show":[155],"efficiency":[157],"effectiveness":[159]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}