{"id":"https://openalex.org/W2398478825","doi":"https://doi.org/10.1109/isqed.2016.7479182","title":"Yield estimation and statistical design of memristor cross-point memory systems","display_name":"Yield estimation and statistical design of memristor cross-point memory systems","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2398478825","doi":"https://doi.org/10.1109/isqed.2016.7479182","mag":"2398478825"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102781111","display_name":"Jizhe Zhang","orcid":"https://orcid.org/0000-0003-2032-3598"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jizhe Zhang","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Gupta","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102781111"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03562316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"95","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.916450023651123},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7509098052978516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7061926126480103},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6539642810821533},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.5970938205718994},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.597091555595398},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5926299691200256},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.569864809513092},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.534986674785614},{"id":"https://openalex.org/keywords/point-process","display_name":"Point process","score":0.4908240735530853},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4718002378940582},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4167792797088623},{"id":"https://openalex.org/keywords/optimal-design","display_name":"Optimal design","score":0.41402655839920044},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.344801664352417},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3020067811012268},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.291079044342041},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1595556139945984},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.14036327600479126},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12783974409103394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11206066608428955},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09150004386901855},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07160201668739319}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.916450023651123},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7509098052978516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7061926126480103},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6539642810821533},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.5970938205718994},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.597091555595398},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5926299691200256},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.569864809513092},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.534986674785614},{"id":"https://openalex.org/C88871306","wikidata":"https://www.wikidata.org/wiki/Q7208287","display_name":"Point process","level":2,"score":0.4908240735530853},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4718002378940582},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4167792797088623},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.41402655839920044},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.344801664352417},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3020067811012268},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.291079044342041},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1595556139945984},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.14036327600479126},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12783974409103394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11206066608428955},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09150004386901855},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07160201668739319},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1965970229","https://openalex.org/W1968288892","https://openalex.org/W1975180148","https://openalex.org/W1998385236","https://openalex.org/W2000321316","https://openalex.org/W2002863069","https://openalex.org/W2010202670","https://openalex.org/W2018840190","https://openalex.org/W2021853834","https://openalex.org/W2025636917","https://openalex.org/W2047446678","https://openalex.org/W2069418413","https://openalex.org/W2080219894","https://openalex.org/W2102255233","https://openalex.org/W2103793078","https://openalex.org/W2107012212","https://openalex.org/W2112181056","https://openalex.org/W2122733133","https://openalex.org/W2123009614","https://openalex.org/W2143483829","https://openalex.org/W2323986115","https://openalex.org/W3146022997","https://openalex.org/W4232904678","https://openalex.org/W4232939033","https://openalex.org/W6675347859"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W3173413269","https://openalex.org/W1968537616","https://openalex.org/W2109866011","https://openalex.org/W3140150102","https://openalex.org/W2538277406","https://openalex.org/W1567000137","https://openalex.org/W2291365531","https://openalex.org/W4238757201"],"abstract_inverted_index":{"Memristor":[0],"is":[1],"one":[2],"of":[3,25,64,91,122],"the":[4,51,56,61,65,73,86,97,120,123],"promising":[5],"emerging":[6],"non-volatile":[7],"memory":[8,41,94,116],"(NVM)":[9],"technologies":[10],"because":[11],"it":[12],"combines":[13],"high":[14,44],"endurance,":[15],"scalability,":[16],"and":[17,53,68,88,113],"speed.":[18],"However,":[19],"process":[20,45,98],"variation":[21,99],"severely":[22],"limits":[23],"yields":[24],"memristor-based":[26],"memories.":[27],"In":[28],"this":[29,109],"paper":[30],"we":[31,77,107],"propose":[32],"a":[33,79,127],"yield-aware":[34],"statistical":[35,75,124],"design":[36,57,125],"method":[37,48],"for":[38,101],"memristor":[39,92],"cross-point":[40,66,93],"systems":[42],"under":[43],"variations.":[46],"This":[47],"jointly":[49],"optimizes":[50],"performance":[52],"yield":[54],"during":[55],"procedure":[58],"by":[59],"choosing":[60],"optimal":[62],"size":[63],"arrays":[67],"peripheral":[69],"circuits.":[70],"To":[71],"facilitate":[72],"proposed":[74],"design,":[76],"develop":[78],"novel":[80],"analytical":[81],"model":[82,100,110],"to":[83,111],"statistically":[84],"characterize":[85],"read":[87],"write":[89],"operations":[90],"arrays,":[95],"given":[96],"each":[102],"single":[103],"memristive":[104],"device.":[105],"Then":[106],"use":[108],"accurately":[112],"efficiently":[114],"estimate":[115],"yield.":[117],"We":[118],"demonstrate":[119],"advantages":[121],"using":[126],"yield-per-area":[128],"optimization":[129],"example.":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}