{"id":"https://openalex.org/W2403862212","doi":"https://doi.org/10.1109/isqed.2016.7479181","title":"Low power data-aware STT-RAM based hybrid cache architecture","display_name":"Low power data-aware STT-RAM based hybrid cache architecture","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2403862212","doi":"https://doi.org/10.1109/isqed.2016.7479181","mag":"2403862212"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033221192","display_name":"Mohsen Imani","orcid":"https://orcid.org/0000-0002-5761-0622"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mohsen Imani","raw_affiliation_strings":["Computer Science and Engineering Department, University of Califomia San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of Califomia San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111880699","display_name":"Shruti Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shruti Patil","raw_affiliation_strings":["Computer Science and Engineering Department, University of Califomia San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of Califomia San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025573294","display_name":"Tajana Rosing","orcid":"https://orcid.org/0000-0002-6954-997X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tajana Rosing","raw_affiliation_strings":["Computer Science and Engineering Department, University of Califomia San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of Califomia San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033221192"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":7.8834,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.98081625,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7836313247680664},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.718199610710144},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5326473712921143},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.526892900466919},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4798533320426941},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4736153781414032},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3695419132709503},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3412659764289856},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.3359507620334625},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3205152750015259}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7836313247680664},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.718199610710144},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5326473712921143},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.526892900466919},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4798533320426941},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4736153781414032},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3695419132709503},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3412659764289856},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.3359507620334625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3205152750015259},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1552580655","https://openalex.org/W1965063254","https://openalex.org/W1972350236","https://openalex.org/W1989660200","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2047379549","https://openalex.org/W2070203960","https://openalex.org/W2073550359","https://openalex.org/W2076311302","https://openalex.org/W2083066702","https://openalex.org/W2099550931","https://openalex.org/W2105768042","https://openalex.org/W2108048675","https://openalex.org/W2109458212","https://openalex.org/W2115157620","https://openalex.org/W2116826022","https://openalex.org/W2120635877","https://openalex.org/W2134777311","https://openalex.org/W2142276919","https://openalex.org/W2150047813","https://openalex.org/W2151303863","https://openalex.org/W2155551886","https://openalex.org/W2155743565","https://openalex.org/W2156159026","https://openalex.org/W2160155636","https://openalex.org/W2164264749","https://openalex.org/W2346297475","https://openalex.org/W2346685430","https://openalex.org/W3147620158","https://openalex.org/W3152241699","https://openalex.org/W4231378725","https://openalex.org/W4243582817","https://openalex.org/W4255172512","https://openalex.org/W6652940909","https://openalex.org/W6671512977","https://openalex.org/W6675129604","https://openalex.org/W6676125783","https://openalex.org/W6676534250","https://openalex.org/W6682917345"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2012518269","https://openalex.org/W4243772489","https://openalex.org/W57688818","https://openalex.org/W2109715593","https://openalex.org/W4226093591","https://openalex.org/W4246122698","https://openalex.org/W1581731722","https://openalex.org/W2363750085","https://openalex.org/W3003475812"],"abstract_inverted_index":{"Static":[0],"Random":[1],"Access":[2],"Memories":[3],"(SRAMs)":[4],"occupy":[5],"a":[6,14,37,59,125,130],"large":[7],"area":[8,173],"of":[9,17,111],"today's":[10],"microprocessors,":[11],"and":[12,26,47,113,120,129,150,160,165,169,171],"are":[13,33],"prime":[15],"source":[16],"leakage":[18,25],"power":[19],"in":[20,69,85,117,158],"highly":[21],"scaled":[22],"technologies.":[23],"Low":[24],"high":[27,44,98],"density":[28],"Spin-Transfer":[29],"Torque":[30],"RAMs":[31],"(STT-RAMs)":[32],"ideal":[34],"candidates":[35],"for":[36,100,153],"power-efficient":[38],"memory.":[39],"However,":[40],"STT-RAM":[41,119],"suffers":[42],"from":[43],"write":[45,126],"energy":[46,116,162],"latency,":[48],"especially":[49],"when":[50],"writing":[51],"\u2018one\u2019":[52,102],"data.":[53,103],"In":[54],"this":[55],"paper":[56],"we":[57,89],"propose":[58],"novel":[60],"data-aware":[61],"hybrid":[62],"STT-RAM/SRAM":[63],"cache":[64,127,139,156,180],"architecture":[65],"which":[66,96],"stores":[67],"data":[68,83,136],"the":[70,80,86,109,154],"two":[71],"partitions":[72],"based":[73],"on":[74,143],"their":[75],"bit":[76],"counts.":[77],"To":[78],"exploit":[79],"new":[81],"resultant":[82],"distribution":[84],"SRAM":[87,121],"partition,":[88],"employ":[90],"an":[91],"asymmetric":[92],"low-power":[93],"5T-SRAM":[94],"structure":[95],"has":[97],"reliability":[99],"majority":[101],"The":[104],"proposed":[105],"design":[106],"significantly":[107],"reduces":[108],"number":[110],"writes":[112],"hence":[114],"dynamic":[115],"both":[118],"partitions.":[122,140],"We":[123],"employed":[124],"policy":[128],"small":[131],"swap":[132],"memory":[133],"to":[134,178],"control":[135],"migration":[137],"between":[138],"Our":[141],"evaluation":[142],"UltraSPARC-III":[144],"processor":[145],"shows":[146],"that":[147],"utilizing":[148],"STT-RAM/6T-SRAM":[149],"STT-RAM/5T-SRAM":[151],"architectures":[152],"L2":[155],"results":[157],"42%":[159],"53%":[161],"efficiency,":[163],"9.3%":[164],"9.1%":[166],"performance":[167],"improvement":[168],"16.9%":[170],"20.3%":[172],"efficiency":[174],"respectively,":[175],"with":[176],"respect":[177],"SRAM-based":[179],"running":[181],"SPEC":[182],"CPU":[183],"2006":[184],"benchmarks.":[185]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}