{"id":"https://openalex.org/W2408423497","doi":"https://doi.org/10.1109/isqed.2016.7479178","title":"Design guidelines for embeded NoCs on FPGAs","display_name":"Design guidelines for embeded NoCs on FPGAs","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2408423497","doi":"https://doi.org/10.1109/isqed.2016.7479178","mag":"2408423497"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068948771","display_name":"Noha Gamal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Noha Gamal","raw_affiliation_strings":["Mentor Graphics, United States"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, United States","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073738111","display_name":"Hossam A. H. Fahmy","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hossam Fahmy","raw_affiliation_strings":["Electronics and Communications Engineering Department, Cairo University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications Engineering Department, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084980840","display_name":"Yehea Ismail","orcid":"https://orcid.org/0000-0003-3956-7533"},"institutions":[{"id":"https://openalex.org/I4210150948","display_name":"Zewail City of Science and Technology","ror":"https://ror.org/04w5f4y88","country_code":"EG","type":"education","lineage":["https://openalex.org/I4210150948"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Yehea Ismail","raw_affiliation_strings":["CND at Zewail City of Science and Technology"],"affiliations":[{"raw_affiliation_string":"CND at Zewail City of Science and Technology","institution_ids":["https://openalex.org/I4210150948"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063929219","display_name":"Hassan Mostafa","orcid":"https://orcid.org/0000-0003-0043-5007"},"institutions":[{"id":"https://openalex.org/I80693520","display_name":"American University in Cairo","ror":"https://ror.org/0176yqn58","country_code":"EG","type":"education","lineage":["https://openalex.org/I80693520"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hassan Mostafa","raw_affiliation_strings":["AUC, New Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"AUC, New Cairo, Egypt","institution_ids":["https://openalex.org/I80693520"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068948771"],"corresponding_institution_ids":["https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":0.5791,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70536711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7966458797454834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7446753978729248},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7388179302215576},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7108304500579834},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.710345447063446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.707485020160675},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5687893629074097},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.5169269442558289},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47283679246902466},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4645426273345947},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.45542827248573303},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.41839542984962463},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41607239842414856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3677244782447815},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3665199875831604},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19323477149009705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11631634831428528}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7966458797454834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7446753978729248},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7388179302215576},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7108304500579834},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.710345447063446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.707485020160675},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5687893629074097},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.5169269442558289},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47283679246902466},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4645426273345947},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.45542827248573303},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.41839542984962463},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41607239842414856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3677244782447815},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3665199875831604},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19323477149009705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11631634831428528},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321148","display_name":"Cairo University","ror":"https://ror.org/03q21mh05"},{"id":"https://openalex.org/F4320326598","display_name":"Zewail City of Science and Technology","ror":"https://ror.org/04w5f4y88"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1589309932","https://openalex.org/W1607056948","https://openalex.org/W1976878754","https://openalex.org/W1977850862","https://openalex.org/W2076069927","https://openalex.org/W2082295213","https://openalex.org/W2153818151","https://openalex.org/W2168568538","https://openalex.org/W2282415642"],"related_works":["https://openalex.org/W1972844830","https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W2171009733","https://openalex.org/W3200538824","https://openalex.org/W2132107645","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049"],"abstract_inverted_index":{"Including":[0],"Networks-on-Chip":[1],"(NoCs)":[2],"within":[3],"FPGAs":[4],"has":[5,90],"become":[6],"necessary":[7],"to":[8,57],"overcome":[9],"the":[10,30,35,50,54,76,79,91,102,119,143,157],"problems":[11],"of":[12,121,148],"point-to-point":[13],"interconnect":[14],"scheme.":[15],"This":[16],"will":[17,109],"enable":[18],"interfacing":[19],"with":[20,78,129,152],"high":[21],"speed":[22],"IOs":[23],"and":[24,33,45,48,86,98,115],"partial":[25],"dynamic":[26],"reconfiguration":[27],"(PDR),":[28],"reduce":[29],"compile":[31],"time":[32],"improve":[34],"system":[36],"performance.":[37],"We":[38],"compared":[39],"FPGA-specific":[40,139],"NoC":[41],"components":[42],"on":[43,132],"soft":[44],"hard":[46,106],"implementations":[47],"analyzed":[49],"efficiency":[51],"gap":[52],"between":[53],"two":[55],"technologies":[56],"get":[58],"design":[59,141],"constraints":[60],"in":[61,150,156],"this":[62,108],"space.":[63],"Input":[64],"module":[65,77],"that":[66,137],"includes":[67],"memory":[68],"buffers,":[69],"implemented":[70],"using":[71,138],"block":[72],"RAMs":[73],"(BRAMs),":[74],"is":[75,104],"smallest":[80],"gaps:":[81],"1.8x":[82],"area,":[83,95,112],"2.9x":[84],"delay":[85,97,114],"5.3x":[87],"power.":[88,100],"Switch":[89],"largest":[92],"gap:":[93],"90x":[94],"7x":[96],"53x":[99],"If":[101],"router":[103],"totally":[105],"implemented,":[107],"save":[110],"9x":[111],"3.7x":[113],"12x":[116],"power":[117],"at":[118],"expense":[120],"no":[122],"flexibility":[123],"(reconfigurability).":[124],"By":[125],"comparing":[126],"our":[127],"results":[128],"same":[130],"flow":[131],"ASIC-specific":[133],"router,":[134],"we":[135],"show":[136],"NoCs":[140],"improves":[142],"utility":[144],"by":[145],"a":[146,153],"factor":[147],"3x":[149],"area":[151],"slight":[154],"increase":[155],"delay.":[158]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}