{"id":"https://openalex.org/W2402069926","doi":"https://doi.org/10.1109/isqed.2016.7479150","title":"Variability- and correlation-aware logical effort for near-threshold circuit design","display_name":"Variability- and correlation-aware logical effort for near-threshold circuit design","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2402069926","doi":"https://doi.org/10.1109/isqed.2016.7479150","mag":"2402069926"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107461620","display_name":"Jun Shiomi","orcid":"https://orcid.org/0000-0003-2733-9349"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I39012071","display_name":"Kyoto College of Graduate Studies for Informatics","ror":"https://ror.org/05mzj8a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I39012071"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Jun Shiomi","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, JAPAN","institution_ids":["https://openalex.org/I39012071","https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I39012071","display_name":"Kyoto College of Graduate Studies for Informatics","ror":"https://ror.org/05mzj8a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I39012071"]},{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, JAPAN","institution_ids":["https://openalex.org/I39012071","https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026865951","display_name":"Hidetoshi Onodera","orcid":"https://orcid.org/0000-0001-5198-0668"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I39012071","display_name":"Kyoto College of Graduate Studies for Informatics","ror":"https://ror.org/05mzj8a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I39012071"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidetoshi Onodera","raw_affiliation_strings":["Graduate School of Informatics, Kyoto University, Kyoto, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Informatics, Kyoto University, Kyoto, JAPAN","institution_ids":["https://openalex.org/I39012071","https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5107461620"],"corresponding_institution_ids":["https://openalex.org/I22299242","https://openalex.org/I39012071"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03695872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6139332056045532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6098169088363647},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5662935376167297},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5533186197280884},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5380465984344482},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5306552648544312},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5162156224250793},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4846004247665405},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4696456789970398},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45781391859054565},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4541950821876526},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4486232399940491},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.42693981528282166},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4262656271457672},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4165140986442566},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.415999174118042},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31649264693260193},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24693003296852112},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.24286964535713196},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18603095412254333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18277114629745483},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14111244678497314}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6139332056045532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6098169088363647},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5662935376167297},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5533186197280884},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5380465984344482},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5306552648544312},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5162156224250793},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4846004247665405},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4696456789970398},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45781391859054565},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4541950821876526},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4486232399940491},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.42693981528282166},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4262656271457672},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4165140986442566},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.415999174118042},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31649264693260193},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24693003296852112},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.24286964535713196},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18603095412254333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18277114629745483},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14111244678497314},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479150","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2004113442","https://openalex.org/W2020875745","https://openalex.org/W2030257954","https://openalex.org/W2061521364","https://openalex.org/W2088115909","https://openalex.org/W2118396866","https://openalex.org/W2140823559","https://openalex.org/W2142100344","https://openalex.org/W2162583770","https://openalex.org/W4244465096","https://openalex.org/W6655872142","https://openalex.org/W6672852001","https://openalex.org/W6826013726"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W2367816239","https://openalex.org/W1997308464","https://openalex.org/W2123314372","https://openalex.org/W2114992783","https://openalex.org/W2097018473"],"abstract_inverted_index":{"Near-threshold":[0],"computing":[1],"has":[2],"emerged":[3],"as":[4],"a":[5,55,86,113,141,148,173],"promising":[6],"solution":[7],"for":[8,29,103],"drastically":[9],"improving":[10],"the":[11,65,72,101,109,127,177],"energy":[12,121,170],"efficiency":[13,122],"of":[14,33,60,67,82,91,129,179],"CMOS":[15],"circuits.":[16,35],"The":[17],"paper":[18],"proposes":[19],"an":[20,39,97],"improved":[21,40],"logical":[22,41,130,180],"effort":[23,42,131,181],"model":[24,43,75,102],"that":[25,76,157],"can":[26],"be":[27],"used":[28],"optimum":[30],"gate":[31,114,159],"sizing":[32,115,160],"near-threshold":[34],"First,":[36],"we":[37,95,111,139],"propose":[38],"which":[44,117],"help":[45],"circuit":[46,145],"designers":[47],"consider":[48],"not":[49,78],"only":[50,79],"delay":[51,80,125,166],"variation":[52,81],"but":[53,84],"also":[54,85],"correlation":[56,87],"between":[57,88],"slew":[58,89,136,186],"rates":[59,90],"adjacent":[61,92],"logic":[62],"gates.":[63,93],"To":[64],"best":[66],"our":[68,158],"knowledge,":[69],"this":[70],"is":[71],"first":[73],"analytical":[74,98],"considers":[77],"gates":[83],"Then,":[94],"discuss":[96],"approach":[99],"using":[100,147],"minimizing":[104],"buffer":[105],"delay.":[106],"Based":[107],"on":[108,176],"approach,":[110],"develop":[112],"method":[116,128,174],"achieves":[118,161],"both":[119],"higher":[120],"and":[123,135,167,185],"less":[124],"than":[126,172],"without":[132,182],"considering":[133,183],"variability":[134,184],"correlation.":[137,187],"Finally,":[138],"show":[140,156],"result":[142],"with":[143],"transistor-level":[144],"simulation":[146],"commercial":[149],"28-nm":[150],"process":[151],"technology":[152],"model.":[153],"Simulation":[154],"results":[155],"up":[162],"to":[163],"19%":[164],"smaller":[165,169],"23%":[168],"consumption":[171],"based":[175],"theory":[178]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}