{"id":"https://openalex.org/W1975370182","doi":"https://doi.org/10.1109/isqed.2015.7085493","title":"Layout-aware analog synthesis environment with yield consideration","display_name":"Layout-aware analog synthesis environment with yield consideration","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W1975370182","doi":"https://doi.org/10.1109/isqed.2015.7085493","mag":"1975370182"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2015.7085493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018644771","display_name":"Hsin-Ju Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Ju Chang","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006232460","display_name":"Yen\u2010Lung Chen","orcid":"https://orcid.org/0000-0003-1580-9139"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Lung Chen","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038167176","display_name":"Conan Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Conan Yeh","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2008,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.58285278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"26","issue":null,"first_page":"589","last_page":"593"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6968644261360168},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6554242968559265},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6475207209587097},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6301167607307434},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5892021656036377},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.5431519746780396},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5187970995903015},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5167702436447144},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5071916580200195},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.501018762588501},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4970884621143341},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4736517667770386},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4627857804298401},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.46013373136520386},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45783448219299316},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42162367701530457},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.36198434233665466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.324740469455719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22071358561515808},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.20749589800834656},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11068716645240784},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0862092673778534},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.08514514565467834}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6968644261360168},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6554242968559265},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6475207209587097},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6301167607307434},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5892021656036377},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.5431519746780396},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5187970995903015},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5167702436447144},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5071916580200195},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.501018762588501},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4970884621143341},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4736517667770386},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4627857804298401},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.46013373136520386},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45783448219299316},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42162367701530457},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36198434233665466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.324740469455719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22071358561515808},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.20749589800834656},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11068716645240784},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0862092673778534},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.08514514565467834},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2015.7085493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W147475332","https://openalex.org/W1980005486","https://openalex.org/W1983136098","https://openalex.org/W1998752433","https://openalex.org/W2003092850","https://openalex.org/W2007513980","https://openalex.org/W2034646262","https://openalex.org/W2067870394","https://openalex.org/W2085456403","https://openalex.org/W2102676394","https://openalex.org/W2117811686","https://openalex.org/W2120627534","https://openalex.org/W2126589469","https://openalex.org/W2126996785","https://openalex.org/W2146519106","https://openalex.org/W3141126213","https://openalex.org/W3142330788","https://openalex.org/W3147650174","https://openalex.org/W4249900664","https://openalex.org/W6652144651"],"related_works":["https://openalex.org/W2044122268","https://openalex.org/W1605062719","https://openalex.org/W2595178692","https://openalex.org/W2357425846","https://openalex.org/W2376028644","https://openalex.org/W1873584906","https://openalex.org/W2102933388","https://openalex.org/W1964352816","https://openalex.org/W2368587440","https://openalex.org/W1994179998"],"abstract_inverted_index":{"With":[0,75],"shrinking":[1],"device":[2],"size":[3],"in":[4,22,82,96,108,123],"deep":[5],"submicron":[6],"process,":[7],"many":[8],"non-ideal":[9,80],"effects":[10,17,81],"impact":[11],"circuit":[12],"performances":[13],"critically.":[14],"Since":[15],"those":[16,79],"are":[18,30],"often":[19],"not":[20],"considered":[21],"traditional":[23],"analog":[24,46,113],"synthesis":[25,47,114],"tools,":[26],"several":[27],"sizing-layout":[28],"iterations":[29],"still":[31],"required":[32,121],"to":[33,51,67,118],"reach":[34],"the":[35,53,71,76,97,103,109,120,128],"desired":[36],"performance":[37,130],"and":[38,58,89,125,131],"design":[39,72,84,87,104,132],"yield.":[40],"In":[41],"this":[42,112],"paper,":[43],"an":[44],"integrated":[45],"tool":[48,115],"is":[49,116],"presented":[50],"consider":[52],"process":[54],"variation,":[55],"layout":[56,60],"effects,":[57],"final":[59],"generation":[61],"simultaneously,":[62],"with":[63,134],"a":[64],"user-friendly":[65],"GUI":[66],"help":[68],"users":[69],"complete":[70],"flow":[73],"efficiently.":[74],"consideration":[77],"of":[78],"early":[83],"stages,":[85],"blind":[86],"margins":[88],"time-consuming":[90],"re-design":[91],"cycles":[92],"can":[93],"be":[94],"avoided":[95],"proposed":[98],"tool,":[99],"which":[100],"significantly":[101],"reduces":[102],"overhead.":[105],"As":[106],"shown":[107],"experimental":[110],"results,":[111],"able":[117],"generate":[119],"circuits":[122],"seconds":[124],"effectively":[126],"guarantees":[127],"post-layout":[129],"yield":[133],"less":[135],"hardware":[136],"cost.":[137]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}