{"id":"https://openalex.org/W2000778050","doi":"https://doi.org/10.1109/isqed.2015.7085490","title":"Virtual logic netlist: Enabling efficient RTL analysis","display_name":"Virtual logic netlist: Enabling efficient RTL analysis","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W2000778050","doi":"https://doi.org/10.1109/isqed.2015.7085490","mag":"2000778050"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2015.7085490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085490","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057555942","display_name":"Spandana Rachamalla","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Spandana Rachamalla","raw_affiliation_strings":["IBM Systems & Technology Group, Bangalore, India","IBM Syst. & Technol. Group, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IBM Systems & Technology Group, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"IBM Syst. & Technol. Group, Bangalore, India","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031339747","display_name":"Arun Joseph","orcid":"https://orcid.org/0000-0003-4685-8929"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arun Joseph","raw_affiliation_strings":["IBM Systems & Technology Group, Bangalore, India","IBM Syst. & Technol. Group, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IBM Systems & Technology Group, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"IBM Syst. & Technol. Group, Bangalore, India","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103068738","display_name":"Rahul Rao","orcid":"https://orcid.org/0000-0002-7784-7029"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Rao","raw_affiliation_strings":["IBM Systems & Technology Group, Bangalore, India","IBM Syst. & Technol. Group, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IBM Systems & Technology Group, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"IBM Syst. & Technol. Group, Bangalore, India","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046432008","display_name":"Diwesh Pandey","orcid":"https://orcid.org/0000-0002-3905-2014"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diwesh Pandey","raw_affiliation_strings":["IBM Systems & Technology Group, Bangalore, India","IBM Syst. & Technol. Group, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IBM Systems & Technology Group, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"IBM Syst. & Technol. Group, Bangalore, India","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057555942"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58718573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"571","last_page":"576"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9807799458503723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7605507969856262},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6404687166213989},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5906221866607666},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5272910594940186},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.46669819951057434},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45432889461517334},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35565537214279175},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35239285230636597},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.34678107500076294},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17283520102500916}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9807799458503723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7605507969856262},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6404687166213989},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5906221866607666},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5272910594940186},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.46669819951057434},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45432889461517334},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35565537214279175},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35239285230636597},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34678107500076294},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17283520102500916}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2015.7085490","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085490","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1973665222","https://openalex.org/W1978551391","https://openalex.org/W1988099667","https://openalex.org/W1992328013","https://openalex.org/W2000505848","https://openalex.org/W2006744325","https://openalex.org/W2054716548","https://openalex.org/W2098560306","https://openalex.org/W2118214977","https://openalex.org/W2131287315","https://openalex.org/W2137564865","https://openalex.org/W2156476900","https://openalex.org/W2178436519","https://openalex.org/W2281812065","https://openalex.org/W4244971461","https://openalex.org/W4248324254","https://openalex.org/W6643426020","https://openalex.org/W6679414577"],"related_works":["https://openalex.org/W1964556228","https://openalex.org/W2000778050","https://openalex.org/W4386159957","https://openalex.org/W2146894108","https://openalex.org/W1925985328","https://openalex.org/W2120655977","https://openalex.org/W1966764473","https://openalex.org/W1987793178","https://openalex.org/W2007450186","https://openalex.org/W2157874690"],"abstract_inverted_index":{"Early":[0],"design":[1,7,13],"analysis":[2,51],"is":[3],"essential":[4],"for":[5,60],"better":[6],"definition":[8],"and":[9,15,35,45,71,96],"efficient":[10],"balancing":[11],"of":[12,24,39,68,92,100],"effort":[14],"risk.":[16],"In":[17],"this":[18],"paper,":[19],"we":[20],"introduce":[21],"the":[22,40,58,66,84],"concept":[23],"virtual":[25],"logic":[26],"netlist":[27,37,107],"(VLN),":[28],"a":[29,69,97],"potentially":[30],"incomplete":[31],"yet":[32],"representative":[33],"hierarchical":[34],"logical":[36],"graph":[38],"design.":[41],"VLN":[42],"enables":[43],"early":[44],"rapid":[46],"register":[47],"transfer":[48],"level":[49],"(RTL)":[50],"using":[52],"accurate":[53],"backend":[54],"tool":[55],"engines":[56],"without":[57],"need":[59],"time-intensive":[61],"synthesis":[62],"techniques.":[63],"We":[64],"discuss":[65],"creation":[67],"VLN,":[70],"its":[72],"application":[73],"to":[74,105],"enable":[75],"RTL":[76],"clock":[77],"gating":[78],"analysis.":[79,109],"Experimental":[80],"evaluation":[81],"performed":[82],"on":[83],"IBM":[85],"POWER8":[86],"microprocessor":[87],"chip":[88],"showed":[89],"an":[90],"error":[91],"less":[93],"than":[94],"2%,":[95],"TAT":[98],"improvement":[99],"atleast":[101],"250x,":[102],"when":[103],"compared":[104],"full":[106],"based":[108]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}