{"id":"https://openalex.org/W1978566807","doi":"https://doi.org/10.1109/isqed.2015.7085415","title":"LBIST pattern reduction by learning ATPG test cube properties","display_name":"LBIST pattern reduction by learning ATPG test cube properties","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W1978566807","doi":"https://doi.org/10.1109/isqed.2015.7085415","mag":"1978566807"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2015.7085415","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091165080","display_name":"Gustavo K. Contreras","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gustavo K. Contreras","raw_affiliation_strings":["University of Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101971480","display_name":"Yang Zhao","orcid":"https://orcid.org/0000-0002-0313-3680"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yang Zhao","raw_affiliation_strings":["University of Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064790997","display_name":"Nisar Ahmed","orcid":"https://orcid.org/0000-0002-6397-4860"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nisar Ahmed","raw_affiliation_strings":["Freescale Semiconductor, Inc","Freescale Semiconductor Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"LeRoy Winemberg","raw_affiliation_strings":["Freescale Semiconductor, Inc","Freescale Semiconductor Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Inc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113697198","display_name":"Mohammad Tehranipoor","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohammad Tehranipoor","raw_affiliation_strings":["University of Connecticut"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Connecticut","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9036139249801636},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6967461705207825},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6847395896911621},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6151492595672607},{"id":"https://openalex.org/keywords/cube","display_name":"Cube (algebra)","score":0.6097370386123657},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49608859419822693},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.49411824345588684},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.48042798042297363},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4685702323913574},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4588627815246582},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.45275023579597473},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4329381287097931},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.28553247451782227},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17889928817749023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17401719093322754}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9036139249801636},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6967461705207825},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6847395896911621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6151492595672607},{"id":"https://openalex.org/C53051483","wikidata":"https://www.wikidata.org/wiki/Q861555","display_name":"Cube (algebra)","level":2,"score":0.6097370386123657},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49608859419822693},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.49411824345588684},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.48042798042297363},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4685702323913574},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4588627815246582},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.45275023579597473},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4329381287097931},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28553247451782227},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17889928817749023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17401719093322754},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2015.7085415","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1882684267","https://openalex.org/W1905213452","https://openalex.org/W1975748616","https://openalex.org/W2002068169","https://openalex.org/W2024212907","https://openalex.org/W2041513506","https://openalex.org/W2042840195","https://openalex.org/W2055589924","https://openalex.org/W2066157331","https://openalex.org/W2099226121","https://openalex.org/W2101900253","https://openalex.org/W2104762071","https://openalex.org/W2105289686","https://openalex.org/W2108500347","https://openalex.org/W2120135401","https://openalex.org/W2124629389","https://openalex.org/W2126740705","https://openalex.org/W2127181941","https://openalex.org/W2133288230","https://openalex.org/W2137045371","https://openalex.org/W2146356977","https://openalex.org/W2151094122","https://openalex.org/W2159742780","https://openalex.org/W2166812582","https://openalex.org/W6644143441","https://openalex.org/W6661052983"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2323083271","https://openalex.org/W2091533492","https://openalex.org/W2570882127","https://openalex.org/W2802691720","https://openalex.org/W2940545572"],"abstract_inverted_index":{"Logic":[0],"built-in":[1],"self-test":[2],"(LBIST)":[3],"is":[4],"commonly":[5],"used":[6],"for":[7],"testing":[8],"integrated":[9],"circuits":[10],"(ICs)":[11],"in":[12,15,40,107],"production":[13],"and":[14,56,75,86,99],"the":[16,20,31,41],"field.":[17,42],"Due":[18],"to":[19,51,67,104],"random":[21],"nature":[22],"of":[23,27,33],"LBIST":[24,53,57,83],"patterns,":[25,35],"activation":[26],"random-pattern-resistant":[28],"faults":[29],"requires":[30],"application":[32],"numerous":[34],"thus":[36],"increasing":[37],"test":[38,58,71],"time":[39],"In":[43],"this":[44],"work,":[45],"we":[46],"introduce":[47],"a":[48],"novel":[49],"method":[50],"reduce":[52,87],"pattern":[54,65,88,108],"count":[55,89],"time.":[59],"The":[60,78],"presented":[61],"technique":[62],"collects":[63],"deterministic":[64,70],"properties":[66],"guide":[68],"our":[69],"(DT)":[72],"cell":[73],"selection":[74],"insertion":[76],"algorithm.":[77],"inserted":[79],"DT":[80],"cells":[81],"enhance":[82],"patterns":[84],"quality":[85],"by":[90],"introducing":[91],"deterministic-like":[92],"properties.":[93],"Experimental":[94],"results":[95],"on":[96],"academic":[97],"benchmarks":[98],"industry":[100],"designs":[101],"demonstrate":[102],"30%":[103],"70%":[105],"reduction":[106],"count.":[109]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}