{"id":"https://openalex.org/W2091839812","doi":"https://doi.org/10.1109/isqed.2015.7085370","title":"Designing low-V&lt;inf&gt;Th&lt;/inf&gt; STT-RAM for write energy reduction in scaled technologies","display_name":"Designing low-V&lt;inf&gt;Th&lt;/inf&gt; STT-RAM for write energy reduction in scaled technologies","publication_year":2015,"publication_date":"2015-03-01","ids":{"openalex":"https://openalex.org/W2091839812","doi":"https://doi.org/10.1109/isqed.2015.7085370","mag":"2091839812"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2015.7085370","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085730440","display_name":"Farah B. Yahya","orcid":"https://orcid.org/0000-0001-6546-7232"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farah B. Yahya","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA , USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, VA , USA#TAB#","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038988201","display_name":"Mohammad M. Mansour","orcid":"https://orcid.org/0000-0002-8316-1330"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Mohammad M. Mansour","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, American University of Beirut, Lebanon","[Dept. of Electrical and Computer Engineering, American University of Beirut, Lebanon]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, American University of Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, American University of Beirut, Lebanon]","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Circuits Research Lab., Intel, Hillsboro, OR, USA","[Circuits Research Lab., Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research Lab., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Circuits Research Lab., Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad M. Khellah","raw_affiliation_strings":["Circuits Research Lab., Intel, Hillsboro, OR, USA","[Circuits Research Lab., Intel, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research Lab., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Circuits Research Lab., Intel, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2353,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76368247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7200477123260498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5680437684059143},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.47946059703826904},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4721115827560425},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4715438187122345},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4294256567955017},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4127132296562195},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3823256492614746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1627693772315979},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15938636660575867},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09540876746177673}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7200477123260498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5680437684059143},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.47946059703826904},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4721115827560425},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4715438187122345},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4294256567955017},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4127132296562195},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3823256492614746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1627693772315979},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15938636660575867},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09540876746177673},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2015.7085370","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2015.7085370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Sixteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1983562124","https://openalex.org/W2055902603","https://openalex.org/W2084653194","https://openalex.org/W2104500100","https://openalex.org/W2116826022","https://openalex.org/W2149541432","https://openalex.org/W2157017433"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W3208688275","https://openalex.org/W2088771128","https://openalex.org/W2104615293","https://openalex.org/W1557535892","https://openalex.org/W2006330903","https://openalex.org/W1577267070","https://openalex.org/W1643664280","https://openalex.org/W2365537356","https://openalex.org/W2139358663"],"abstract_inverted_index":{"This":[0],"paper":[1,108],"investigates":[2],"the":[3,12,26,38,66,84,111,116,145],"use":[4],"of":[5],"extremely":[6],"low":[7],"threshold":[8],"voltage":[9],"(VTh)":[10],"for":[11,99],"select":[13,130],"transistor":[14],"in":[15,32,37,47,55,74,121,135,153],"STT-RAM":[16,136],"cell.":[17],"While":[18],"doing":[19],"so":[20],"intuitively":[21],"improves":[22],"its":[23],"write":[24,54,62,80,104,154,163],"margin,":[25],"extra":[27],"current":[28,46],"can":[29,90],"also":[30,109],"result":[31],"an":[33,48,60],"MTJ":[34],"oxide":[35],"breakdown":[36],"selected":[39,67],"cell,":[40,143],"as":[41,43,138,158],"well":[42],"higher":[44],"leakage":[45,103],"unselected":[49],"cell":[50,117],"inducing":[51],"a":[52,78,122,128,141,161],"false":[53],"it.":[56],"We":[57],"thus":[58],"propose":[59],"all-digital":[61],"driver":[63,89,147],"to":[64,76,95,114,140,150,160],"bias":[65],"source":[68],"and":[69,102,118],"bit":[70,157],"lines":[71],"(SL/BL)":[72],"properly":[73],"order":[75],"guarantee":[77],"successful":[79],"operation":[81],"while":[82,144],"avoiding":[83],"above":[85],"drawbacks.":[86],"The":[87,107],"proposed":[88,146],"be":[91],"programmed":[92],"per":[93,156],"die":[94],"track":[96],"die-to-die":[97],"variations":[98],"maximum":[100],"dynamic":[101],"energy":[105,155],"reduction.":[106],"describes":[110],"methodology":[112],"used":[113],"design":[115],"driver.":[119],"Simulations":[120],"32nm":[123],"commercial":[124],"process":[125],"show":[126],"that":[127],"low-VThNMOS":[129],"device":[131],"provides":[132],"18X":[133],"improvement":[134],"write-margin":[137],"compared":[139,159],"conventional":[142,162],"offers":[148],"up":[149],"37%":[151],"reduction":[152],"diver.":[164]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
