{"id":"https://openalex.org/W2023086306","doi":"https://doi.org/10.1109/isqed.2014.6783366","title":"Post-silicon tunable clock buffer allocation based on fast chip yield computation","display_name":"Post-silicon tunable clock buffer allocation based on fast chip yield computation","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2023086306","doi":"https://doi.org/10.1109/isqed.2014.6783366","mag":"2023086306"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2014.6783366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042367250","display_name":"Hyungjung Seo","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyungjung Seo","raw_affiliation_strings":["School of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","[Sch. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101736516","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0003-2376-4970"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["Nano Systems Institute (NSI), Seoul National University, Seoul, Korea","[Sch. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Nano Systems Institute (NSI), Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Seoul Nat. Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042367250"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0795563,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"490","last_page":"495"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6778587698936462},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5746052861213684},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5330107808113098},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4840780794620514},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4838680028915405},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41848084330558777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22175267338752747}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6778587698936462},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5746052861213684},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5330107808113098},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4840780794620514},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4838680028915405},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41848084330558777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22175267338752747},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2014.6783366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1558331362","https://openalex.org/W1966741973","https://openalex.org/W1982390333","https://openalex.org/W2100300233","https://openalex.org/W2126564504","https://openalex.org/W2137861476","https://openalex.org/W2142587000","https://openalex.org/W2147742057","https://openalex.org/W2173972090","https://openalex.org/W2752885492","https://openalex.org/W3142640033","https://openalex.org/W3144609902","https://openalex.org/W3148245074","https://openalex.org/W4243059613","https://openalex.org/W6678664461","https://openalex.org/W6837078826"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W972276598","https://openalex.org/W4246352526","https://openalex.org/W2028665553","https://openalex.org/W2086519370","https://openalex.org/W2362169398","https://openalex.org/W2139353707"],"abstract_inverted_index":{"As":[0],"the":[1,8,31,32,42,48,71,80,88,95,156,190],"process":[2],"variation":[3,11],"is":[4,19,50,61,92,151],"dominating":[5],"to":[6,14,45,64,79,101,153],"cause":[7],"clock":[9,26,33,43],"timing":[10,34],"among":[12],"chips":[13],"be":[15],"much":[16],"large,":[17],"it":[18,60],"widely":[20],"accepted":[21],"that":[22,150,169,188],"post-silicon":[23],"tunable":[24],"(PST)":[25],"buffers":[27,68,186],"can":[28,40,121],"effectively":[29],"resolve":[30],"violation.":[35],"Since":[36],"PST":[37,67,82,109,130,146,160,172,185],"buffers,":[38],"which":[39,87,120,135],"reset":[41],"delay":[44],"flip-flops":[46],"after":[47],"chip":[49,72,89,116,177],"manufactured,":[51],"imposes":[52],"a":[53,103,114,139],"non-trivial":[54],"implementation":[55],"area":[56],"and":[57,126,142],"control":[58],"circuitry,":[59],"very":[62,124],"important":[63],"minimally":[65],"allocate":[66],"while":[69,193],"satisfying":[70],"yield":[73,90,117,178,207],"constraint.":[74],"In":[75],"this":[76],"work,":[77],"contrary":[78],"previous":[81,191],"buffer":[83,131,147,161,173],"allocation":[84,148,174],"algorithms,":[85],"in":[86],"computation":[91,118,179],"performed":[93],"by":[94,189],"(very":[96],"slow)":[97],"Monte-Carlo":[98],"simulation,":[99],"obliged":[100],"have":[102],"limited":[104],"design":[105,157],"space":[106,158],"exploration":[107],"of":[108,159,184,197,206],"allocation,":[110,132],"we":[111,136],"(1)":[112],"develop":[113],"graph-based":[115],"technique":[119],"update":[122],"yields":[123],"efficiently":[125],"accurately":[127],"for":[128],"incremental":[129],"based":[133],"on":[134],"(2)":[137],"propose":[138],"systematic":[140],"(bottom-up":[141],"top-down":[143],"with":[144,175,202],"refinement)":[145],"algorithm":[149],"able":[152],"fully":[154],"explore":[155],"allocation.":[162],"Experimental":[163],"results":[164],"through":[165],"benchmark":[166],"designs":[167],"show":[168],"our":[170],"proposed":[171],"fast":[176],"uses":[180],"28.5%~90.1%":[181],"less":[182,203],"number":[183],"than":[187,204],"works":[192],"achieving":[194],"four":[195],"orders":[196],"magnitude":[198],"run":[199],"time":[200],"improvement":[201],"3%~5%":[205],"accuracy":[208],"error.":[209]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}