{"id":"https://openalex.org/W2011810085","doi":"https://doi.org/10.1109/isqed.2014.6783348","title":"An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design","display_name":"An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2011810085","doi":"https://doi.org/10.1109/isqed.2014.6783348","mag":"2011810085"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2014.6783348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085925500","display_name":"Chessda Uttraphan","orcid":"https://orcid.org/0000-0002-6766-9855"},"institutions":[{"id":"https://openalex.org/I930072361","display_name":"Tun Hussein Onn University of Malaysia","ror":"https://ror.org/01c5wha71","country_code":"MY","type":"education","lineage":["https://openalex.org/I930072361"]},{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"C. Uttraphan","raw_affiliation_strings":["Universiti Teknologi Malaysia, Johor Bahru, Malaysia","Univ. Tun Hussein Onn Malaysia, Batu Pahat, Malaysia"],"affiliations":[{"raw_affiliation_string":"Universiti Teknologi Malaysia, Johor Bahru, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Univ. Tun Hussein Onn Malaysia, Batu Pahat, Malaysia","institution_ids":["https://openalex.org/I930072361"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003412180","display_name":"Nasir Shaikh-Husin","orcid":"https://orcid.org/0000-0001-8115-1270"},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"N. Shaikh-Husin","raw_affiliation_strings":["Universiti Teknologi Malaysia, Johor Bahru, Malaysia","Univ. Teknol. Malaysia, Skudai, Malaysia"],"affiliations":[{"raw_affiliation_string":"Universiti Teknologi Malaysia, Johor Bahru, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Univ. Teknol. Malaysia, Skudai, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109271897","display_name":"Mohamed Khalil Hani","orcid":null},"institutions":[{"id":"https://openalex.org/I930072361","display_name":"Tun Hussein Onn University of Malaysia","ror":"https://ror.org/01c5wha71","country_code":"MY","type":"education","lineage":["https://openalex.org/I930072361"]},{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"M. Khalil Hani","raw_affiliation_strings":["Universiti Tun Hussein Onn Malaysia, Batu Pahat, Malaysia","Univ. Teknol. Malaysia, Skudai, Malaysia"],"affiliations":[{"raw_affiliation_string":"Universiti Tun Hussein Onn Malaysia, Batu Pahat, Malaysia","institution_ids":["https://openalex.org/I930072361"]},{"raw_affiliation_string":"Univ. Teknol. Malaysia, Skudai, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085925500"],"corresponding_institution_ids":["https://openalex.org/I4576418","https://openalex.org/I930072361"],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66845748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"24","issue":null,"first_page":"357","last_page":"364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7727298736572266},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6842831373214722},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6722203493118286},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.6363041400909424},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5816823244094849},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5056023597717285},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.500391960144043},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4992499351501465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4667777121067047},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4606701135635376},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.45105165243148804},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4430699348449707},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43887609243392944},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4253327250480652},{"id":"https://openalex.org/keywords/dynamic-programming","display_name":"Dynamic programming","score":0.4240381121635437},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2793911099433899},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1506727933883667},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12122750282287598},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08201906085014343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7727298736572266},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6842831373214722},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6722203493118286},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6363041400909424},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5816823244094849},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5056023597717285},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.500391960144043},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4992499351501465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4667777121067047},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4606701135635376},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.45105165243148804},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4430699348449707},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43887609243392944},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4253327250480652},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.4240381121635437},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2793911099433899},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1506727933883667},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12122750282287598},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08201906085014343},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2014.6783348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1482083909","https://openalex.org/W1550550617","https://openalex.org/W1968636796","https://openalex.org/W1984588379","https://openalex.org/W2010617132","https://openalex.org/W2012173826","https://openalex.org/W2105853870","https://openalex.org/W2110811521","https://openalex.org/W2111688796","https://openalex.org/W2119775299","https://openalex.org/W2123316553","https://openalex.org/W2124481761","https://openalex.org/W2125263803","https://openalex.org/W2126232239","https://openalex.org/W2127434816","https://openalex.org/W2150540901","https://openalex.org/W2160010046","https://openalex.org/W2160252016","https://openalex.org/W2166243422","https://openalex.org/W2168529480","https://openalex.org/W2171450866","https://openalex.org/W2183375745","https://openalex.org/W2753693129","https://openalex.org/W4246849871","https://openalex.org/W4253824801","https://openalex.org/W6678234960"],"related_works":["https://openalex.org/W2097227107","https://openalex.org/W2366025885","https://openalex.org/W4233342643","https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W575537888","https://openalex.org/W2385053539"],"abstract_inverted_index":{"Buffer":[0],"insertion":[1,71,94],"is":[2,47,137],"a":[3,79,123],"very":[4],"effective":[5],"technique":[6,81,101,124,136],"to":[7,24,44,52,82,108,114],"reduce":[8],"propagation":[9,54],"delay":[10,55,86],"in":[11,92],"deep":[12],"sub-micron":[13],"VLSI":[14],"interconnects.":[15],"As":[16],"design":[17],"dimension":[18],"shrinks,":[19],"more":[20],"buffers":[21,91,107],"are":[22],"needed":[23],"improve":[25],"timing":[26],"performance.":[27],"However,":[28],"the":[29,84,116,119,128,134],"buffer":[30,45,70,93],"itself":[31],"consumes":[32],"power":[33,40,57,88,104],"and":[34,87,140],"it":[35],"has":[36],"been":[37,60],"shown":[38],"that":[39,133],"dissipation":[41],"overhead":[42],"due":[43],"insertions":[46],"significantly":[48],"high.":[49],"Many":[50],"methodologies":[51],"optimize":[53,83],"with":[56,142],"constraint":[58],"have":[59],"proposed":[61,100,135],"but":[62],"none":[63],"of":[64,90,106,118],"them":[65],"can":[66],"be":[67,109],"integrated":[68],"into":[69,127],"algorithm":[72,95],"using":[73,96],"dynamic":[74,97,103],"programming.":[75,98],"This":[76],"paper":[77],"presents":[78],"new":[80],"interconnect":[85],"consumption":[89,105],"The":[99],"allows":[102],"computed":[110],"incrementally.":[111],"In":[112],"order":[113],"increase":[115],"efficiency":[117],"algorithm,":[120],"we":[121],"incorporate":[122],"called":[125],"look-ahead":[126],"algorithm.":[129],"Experimental":[130],"results":[131],"show":[132],"accurate,":[138],"fast,":[139],"scalable":[141],"problem":[143],"size.":[144]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}