{"id":"https://openalex.org/W1999360485","doi":"https://doi.org/10.1109/isqed.2014.6783339","title":"Minimizing clock domain crossing in Network on Chip interconnect","display_name":"Minimizing clock domain crossing in Network on Chip interconnect","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W1999360485","doi":"https://doi.org/10.1109/isqed.2014.6783339","mag":"1999360485"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2014.6783339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Parag Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Parag Kulkarni","raw_affiliation_strings":["Synopsys, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Durham, NC, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Los Angeles","Dept. of Electr. Eng., Univ. of California Los Angeles, Los Angeles, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of California Los Angeles, Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064774796","display_name":"Rudy Beraha","orcid":null},"institutions":[{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Rudy Beraha","raw_affiliation_strings":["Qualcomm, 5775 Morehouse Drive, San Diego, CA USA","[Qualcomm, San Diego, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Qualcomm, 5775 Morehouse Drive, San Diego, CA USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"[Qualcomm, San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1005915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"23","issue":null,"first_page":"292","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7236019372940063},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7141258120536804},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6327800154685974},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5683577656745911},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5189658999443054},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4976792633533478},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.47073209285736084},{"id":"https://openalex.org/keywords/logical-topology","display_name":"Logical topology","score":0.45844244956970215},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4440709948539734},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4332640767097473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41356921195983887},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41071197390556335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33318424224853516},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2523968517780304},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19658419489860535},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0767340362071991}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7236019372940063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7141258120536804},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6327800154685974},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5683577656745911},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5189658999443054},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4976792633533478},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.47073209285736084},{"id":"https://openalex.org/C117729477","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Logical topology","level":3,"score":0.45844244956970215},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4440709948539734},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4332640767097473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41356921195983887},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41071197390556335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33318424224853516},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2523968517780304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19658419489860535},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0767340362071991},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2014.6783339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783339","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.689.3188","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.689.3188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://nanocad.ee.ucla.edu/pub/Main/Publications/C76_paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W157923065","https://openalex.org/W1973645408","https://openalex.org/W1974843053","https://openalex.org/W1998141189","https://openalex.org/W2044831861","https://openalex.org/W2096663065","https://openalex.org/W2104746706","https://openalex.org/W2109220922","https://openalex.org/W2113615756","https://openalex.org/W2120604478","https://openalex.org/W2132249049","https://openalex.org/W2145816370","https://openalex.org/W2148866534","https://openalex.org/W2149935279","https://openalex.org/W2152986618","https://openalex.org/W2156697456","https://openalex.org/W2160642395","https://openalex.org/W2172212694","https://openalex.org/W3152185034","https://openalex.org/W4236118171","https://openalex.org/W4243467301","https://openalex.org/W6643614525","https://openalex.org/W6675791953","https://openalex.org/W6678105013","https://openalex.org/W6679432905","https://openalex.org/W6681783998"],"related_works":["https://openalex.org/W1879279916","https://openalex.org/W1980085932","https://openalex.org/W2594964164","https://openalex.org/W2232402608","https://openalex.org/W2030249421","https://openalex.org/W1966736993","https://openalex.org/W2022199660","https://openalex.org/W3151408574","https://openalex.org/W2161995522","https://openalex.org/W2547794540"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"architectures":[2,29],"have":[3],"been":[4],"widely":[5],"adopted":[6],"as":[7],"the":[8,12,20,39,52,56,59,125,135,148,175,181],"preferred":[9],"solution":[10],"to":[11,34,75,103,121,146],"communication":[13,53,83],"challenges":[14],"of":[15,41,174],"System-on-Chip":[16],"(SoC)":[17],"design":[18,93],"in":[19,91,97,167,171],"nanoscale":[21],"regime.":[22],"SoC":[23,57],"designs":[24],"often":[25],"incorporate":[26],"custom":[27],"NoC":[28,78,129],"that":[30,49,80,94,134],"do":[31],"not":[32],"conform":[33],"regular":[35],"topologies.":[36],"This":[37],"requires":[38],"generation":[40,65,131,162],"a":[42,77,119,152,168],"power":[43,72],"and":[44,73,105,111,123,132,142],"resource":[45],"efficient":[46],"interconnection":[47],"architecture":[48],"can":[50],"support":[51],"requirements":[54],"for":[55,68],"with":[58],"desired":[60],"performance.":[61],"Hence":[62],"automated":[63],"topology":[64,79,99,130,161],"tools":[66],"optimize":[67,124],"mutiple":[69],"objectives":[70],"like":[71],"area":[74],"synthesize":[76],"meets":[81],"these":[82],"constraints.":[84,184],"Clock-Domain-Crossings":[85],"(CDCs)":[86],"is":[87,138],"an":[88,159],"important":[89],"consideration":[90],"fabric":[92],"gets":[95],"ignored":[96],"existing":[98,160],"tools.":[100],"CDCs":[101],"add":[102],"latency":[104],"area,":[106],"while":[107,178],"also":[108],"increasing":[109],"verification":[110],"implementation":[112],"effort.":[113],"In":[114],"this":[115],"paper":[116],"we":[117],"propose":[118],"method":[120],"model":[122,147],"clock-domain-crossings":[126],"(CDC)":[127],"during":[128],"prove":[133],"underlying":[136],"problem":[137],"NP-hard.":[139],"We":[140],"present":[141],"compare":[143],"multiple":[144],"approaches":[145],"CDC":[149],"cost,":[150],"including":[151],"novel":[153],"fast":[154],"heuristic.":[155],"When":[156],"applied":[157],"within":[158],"tool":[163],"our":[164],"approach":[165],"results":[166],"5%\u201339%":[169],"reduction":[170],"flop":[172],"count":[173],"resulting":[176],"interconnect":[177],"still":[179],"satisfying":[180],"original":[182],"communication/performance":[183]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}