{"id":"https://openalex.org/W2168542735","doi":"https://doi.org/10.1109/isqed.2014.6783300","title":"Exploiting static and dynamic locality of timing errors in robust L1 cache design","display_name":"Exploiting static and dynamic locality of timing errors in robust L1 cache design","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2168542735","doi":"https://doi.org/10.1109/isqed.2014.6783300","mag":"2168542735"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2014.6783300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082252488","display_name":"Hu Chen","orcid":"https://orcid.org/0000-0001-5597-2964"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hu Chen","raw_affiliation_strings":["BRIDGE Lab, Electrical and Computer Engineering, Utah State University"],"affiliations":[{"raw_affiliation_string":"BRIDGE Lab, Electrical and Computer Engineering, Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885938","display_name":"Sanghamitra Roy","orcid":"https://orcid.org/0000-0002-3927-1612"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanghamitra Roy","raw_affiliation_strings":["BRIDGE Lab, Electrical and Computer Engineering, Utah State University"],"affiliations":[{"raw_affiliation_string":"BRIDGE Lab, Electrical and Computer Engineering, Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101594477","display_name":"Koushik Chakraborty","orcid":"https://orcid.org/0000-0003-0228-2737"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koushik Chakraborty","raw_affiliation_strings":["BRIDGE Lab, Electrical and Computer Engineering, Utah State University"],"affiliations":[{"raw_affiliation_string":"BRIDGE Lab, Electrical and Computer Engineering, Utah State University","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082252488"],"corresponding_institution_ids":["https://openalex.org/I121980950"],"apc_list":null,"apc_paid":null,"fwci":0.2124,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6245675,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8015491962432861},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7813056707382202},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5679962635040283},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5449075698852539},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.520472526550293},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5137077569961548},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46114853024482727},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4439714252948761},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43925613164901733},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4296315312385559},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4275554418563843},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3263899087905884},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10379281640052795}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015491962432861},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7813056707382202},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5679962635040283},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5449075698852539},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.520472526550293},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5137077569961548},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46114853024482727},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4439714252948761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43925613164901733},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4296315312385559},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4275554418563843},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3263899087905884},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10379281640052795},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2014.6783300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:digitalcommons.usu.edu:ece_facpub-1259","is_oa":false,"landing_page_url":"https://digitalcommons.usu.edu/ece_facpub/255","pdf_url":null,"source":{"id":"https://openalex.org/S4377196327","display_name":"Digital Commons - USU (Utah State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I121980950","host_organization_name":"Utah State University","host_organization_lineage":["https://openalex.org/I121980950"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1999253425","https://openalex.org/W2015853171","https://openalex.org/W2036853599","https://openalex.org/W2072730350","https://openalex.org/W2079163915","https://openalex.org/W2103670614","https://openalex.org/W2104172936","https://openalex.org/W2104509890","https://openalex.org/W2111591242","https://openalex.org/W2121711421","https://openalex.org/W2125169487","https://openalex.org/W2132621842","https://openalex.org/W2147657366","https://openalex.org/W2150073849","https://openalex.org/W2150283124","https://openalex.org/W2170282806","https://openalex.org/W2173229352","https://openalex.org/W2178225970","https://openalex.org/W2725179571","https://openalex.org/W3137284226","https://openalex.org/W4231535434","https://openalex.org/W4245493283","https://openalex.org/W4252846123","https://openalex.org/W4254558528","https://openalex.org/W6602613798","https://openalex.org/W6675633877"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W3085471909","https://openalex.org/W2031173804","https://openalex.org/W2098406302","https://openalex.org/W2734782074","https://openalex.org/W2369103246","https://openalex.org/W2133489088","https://openalex.org/W2086718556","https://openalex.org/W1965891727","https://openalex.org/W1860107648"],"abstract_inverted_index":{"The":[0],"Process-Variation":[1],"(PV)":[2],"effect":[3],"is":[4,26,117,132],"a":[5,75],"major":[6],"reliability":[7],"concern":[8],"in":[9,22,45,82,92],"semiconductor":[10],"industry":[11],"as":[12],"the":[13,19,64,67,89,94,101,124],"technology":[14],"node":[15],"continues":[16],"shrinking.":[17],"As":[18],"crucial":[20],"component":[21],"modern":[23],"processors,":[24],"cache":[25,84,116],"vulnerable":[27],"to":[28,32,78],"PV-induced":[29,95],"timing-errors":[30],"due":[31],"its":[33],"large":[34],"scale":[35],"while":[36,57],"low":[37,54],"logic":[38],"path":[39],"depth.":[40],"To":[41],"tolerate":[42],"this":[43,71],"timing-error":[44],"cache,":[46],"asymmetric":[47],"pipelining":[48],"has":[49,53],"been":[50],"employed,":[51],"which":[52],"implementation":[55],"costs":[56],"induces":[58],"unnecessary":[59],"latency":[60,81],"overhead":[61,91,128],"thus":[62,86],"degrades":[63],"performance":[65,90,102],"of":[66,104,129],"whole":[68],"processor.":[69],"In":[70],"paper,":[72],"we":[73],"proposes":[74],"novel":[76],"approach":[77,106,131],"apply":[79],"variable":[80],"L1":[83,115],"access":[85],"significantly":[87],"reduce":[88],"tolerating":[93],"timing-errors.":[96],"Our":[97],"results":[98],"show":[99],"that":[100],"loss":[103],"our":[105,130],"on":[107],"processors":[108],"with":[109],"low,":[110],"medium":[111],"and":[112,120,126,134],"high":[113],"error_rate":[114],"0.1%,":[118],"1.5%":[119],"3.5%,":[121],"respectively.":[122],"While":[123],"area":[125],"power":[127],"3.1%":[133],"2.8%.":[135]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}