{"id":"https://openalex.org/W2152993566","doi":"https://doi.org/10.1109/isqed.2013.6523673","title":"VERVE: A framework for variation-aware energy efficient synthesis of NoC-based MPSoCs with voltage islands","display_name":"VERVE: A framework for variation-aware energy efficient synthesis of NoC-based MPSoCs with voltage islands","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2152993566","doi":"https://doi.org/10.1109/isqed.2013.6523673","mag":"2152993566"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015452571","display_name":"Neha Kapadia","orcid":"https://orcid.org/0000-0002-6736-2714"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Kapadia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Pasricha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":2.6415,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.91239916,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"603","last_page":"610"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9407361745834351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.733212947845459},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6758638620376587},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5770604014396667},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5448749661445618},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5420944690704346},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5145828127861023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5066450238227844},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4939606785774231},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4938386082649231},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4737561345100403},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.46436119079589844},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4494103491306305},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3518350124359131},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26681244373321533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14875417947769165},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14002510905265808}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9407361745834351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.733212947845459},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6758638620376587},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5770604014396667},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5448749661445618},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5420944690704346},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5145828127861023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5066450238227844},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4939606785774231},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4938386082649231},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4737561345100403},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.46436119079589844},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4494103491306305},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3518350124359131},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26681244373321533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14875417947769165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14002510905265808},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2013.6523673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.705.8482","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.705.8482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.colostate.edu/%7Esudeep/pubs/publications/2013-isqed-nishitpasricha1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W2014007413","https://openalex.org/W2048727519","https://openalex.org/W2064187704","https://openalex.org/W2096271904","https://openalex.org/W2098143668","https://openalex.org/W2101554015","https://openalex.org/W2108408576","https://openalex.org/W2125357468","https://openalex.org/W2133877139","https://openalex.org/W2135933214","https://openalex.org/W2137437152","https://openalex.org/W2137560215","https://openalex.org/W2140137324","https://openalex.org/W2141721356","https://openalex.org/W2150283124","https://openalex.org/W2154597980","https://openalex.org/W2157189792","https://openalex.org/W2160642395","https://openalex.org/W2163723661","https://openalex.org/W2166151045","https://openalex.org/W3148438699","https://openalex.org/W3150134984","https://openalex.org/W4236302577","https://openalex.org/W4240567521","https://openalex.org/W4252374006","https://openalex.org/W6662658779"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"With":[0],"feature":[1],"sizes":[2],"far":[3],"below":[4],"the":[5,69,77,162],"wavelength":[6],"of":[7,50,74,109],"light,":[8],"variations":[9,52,75,111],"in":[10,23,88,151,157],"fabrication":[11],"processes":[12],"are":[13,48],"becoming":[14],"more":[15],"common":[16],"and":[17,82,123,140,154],"can":[18,40,53,85],"lead":[19],"to":[20,36,90,120,161],"unpredictable":[21],"behavior":[22],"modern":[24],"multiprocessor":[25],"system-on-chip":[26],"(MPSoC)":[27],"designs.":[28],"The":[29],"design":[30,45],"costs":[31],"associated":[32],"with":[33,138],"margining":[34],"required":[35],"overcome":[37],"this":[38,96],"unpredictability":[39],"be":[41,54,86],"prohibitively":[42],"high.":[43],"System-level":[44],"approaches":[46],"that":[47,62,106,145,171],"aware":[49],"these":[51],"crucial":[55],"for":[56,133],"designing":[57],"energy-efficient":[58],"systems.":[59],"We":[60],"note":[61],"by":[63],"performing":[64],"voltage":[65],"island":[66],"placement":[67],"appropriately,":[68],"two":[70],"major":[71],"unintended":[72],"consequences":[73],"on":[76,127,167],"circuit":[78],"characteristics":[79],"(altered":[80],"delay":[81],"power":[83],"dissipation)":[84],"traded-off,":[87],"order":[89],"minimize":[91],"overall":[92],"system":[93],"energy.":[94],"To":[95],"end,":[97],"we":[98],"propose":[99],"a":[100,121,128],"novel":[101],"design-time":[102],"system-level":[103],"synthesis":[104,170],"framework":[105,147],"is":[107],"cognizant":[108],"process":[110,173],"while":[112],"mapping":[113],"cores":[114],"operating":[115],"at":[116],"specific":[117],"supply":[118],"voltages":[119],"die":[122],"allocating":[124],"communication":[125,158],"routes":[126],"2D-mesh":[129],"network-on-chip":[130],"(NoC)":[131],"topology":[132],"optimal":[134],"energy-efficiency.":[135],"Our":[136],"experiments":[137],"real-world":[139],"synthetic":[141],"application":[142],"benchmarks":[143],"show":[144],"our":[146],"achieves":[148],"3.4%":[149],"savings":[150,156],"computation":[152],"energy":[153,159],"19%":[155],"compared":[160],"best":[163],"known":[164],"prior":[165],"work":[166],"NoC-based":[168],"MPSoC":[169],"considers":[172],"variations.":[174]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}