{"id":"https://openalex.org/W2114519729","doi":"https://doi.org/10.1109/isqed.2013.6523658","title":"Cost-efficient scheduling in high-level synthesis for Soft-Error Vulnerability Mitigation","display_name":"Cost-efficient scheduling in high-level synthesis for Soft-Error Vulnerability Mitigation","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2114519729","doi":"https://doi.org/10.1109/isqed.2013.6523658","mag":"2114519729"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065843430","display_name":"Yuko Hara\u2013Azumi","orcid":"https://orcid.org/0000-0001-9486-5272"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Hara-Azumi","raw_affiliation_strings":["Graduate School of Infonnation Science, Nara Institute of Science and Technology, Japan","Grad. Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Nara, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Infonnation Science, Nara Institute of Science and Technology, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Grad. Sch. of Inf. Sci., Nara Inst. of Sci. & Technol., Nara, Japan#TAB#","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000257232","display_name":"Hiroyuki Tomiyama","orcid":"https://orcid.org/0000-0003-1655-7877"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Tomiyama","raw_affiliation_strings":["College of Science and Engineering, Ritsumeikan University, Japan","Coll. of Sci. & Eng., Ritsumeikan Univ., Kusatsu, Japan"],"affiliations":[{"raw_affiliation_string":"College of Science and Engineering, Ritsumeikan University, Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Coll. of Sci. & Eng., Ritsumeikan Univ., Kusatsu, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065843430"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.70797818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"502","last_page":"507"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9136772751808167},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7735145688056946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7516489028930664},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7216349840164185},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5977427363395691},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5659767985343933},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5553148984909058},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5318291783332825},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4952680170536041},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.438571035861969},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38065552711486816},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2925282120704651},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2060449719429016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12517714500427246}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9136772751808167},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7735145688056946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7516489028930664},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7216349840164185},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5977427363395691},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5659767985343933},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5553148984909058},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5318291783332825},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4952680170536041},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.438571035861969},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38065552711486816},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2925282120704651},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2060449719429016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12517714500427246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2013.6523658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1850300036","https://openalex.org/W1996642491","https://openalex.org/W2094325100","https://openalex.org/W2103924580","https://openalex.org/W2107635292","https://openalex.org/W2112056313","https://openalex.org/W2115299214","https://openalex.org/W2118033298","https://openalex.org/W2130240616","https://openalex.org/W2130489211","https://openalex.org/W2140836475","https://openalex.org/W2144491345","https://openalex.org/W2169213530","https://openalex.org/W3151322387","https://openalex.org/W6679317300"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W1547739295","https://openalex.org/W2572792030","https://openalex.org/W2759696718","https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W2518357287","https://openalex.org/W2359816675"],"abstract_inverted_index":{"Due":[0],"to":[1,87],"the":[2,20,75,123,139],"continuous":[3],"reduction":[4],"in":[5,19,44,59],"chip":[6],"feature":[7],"size":[8],"and":[9,47,90],"supply":[10],"voltage,":[11],"soft":[12,55],"errors":[13],"are":[14,92],"becoming":[15],"a":[16,54],"serious":[17],"problem":[18],"today's":[21],"LSI":[22],"design.":[23],"Most":[24],"literature":[25],"on":[26,67],"system-level":[27],"design":[28],"techniques":[29],"has":[30],"been":[31],"conventionally":[32],"tackling":[33],"this":[34],"issue":[35],"by":[36,82],"spatial":[37],"and/or":[38],"temporal":[39],"modular":[40],"redundancy,":[41],"whose":[42],"cost":[43],"circuit":[45,77],"area":[46],"performance":[48],"is":[49,78],"large.":[50],"This":[51],"paper":[52],"proposes":[53],"error-aware":[56],"scheduling":[57],"method":[58,118,143],"high-level":[60],"synthesis":[61],"(HLS),":[62],"which":[63,88,104],"does":[64],"not":[65,80],"rely":[66],"such":[68],"expensive,":[69],"conventional":[70],"techniques.":[71],"The":[72],"reliability":[73,124],"of":[74,84,97,113,125,141],"datapath":[76,127],"determined":[79],"only":[81],"that":[83,96,122],"hardware":[85],"resources":[86],"operations":[89,120],"values":[91],"assigned,":[93],"but":[94],"also":[95],"their":[98],"active":[99],"time":[100,102],"(i.e.,":[101],"during":[103],"operational":[105],"results":[106,137],"should":[107],"be":[108,130],"correct).":[109],"By":[110],"considering":[111],"both":[112],"these":[114],"factors,":[115],"our":[116,142],"proposed":[117],"schedules":[119],"so":[121],"HLS-generated":[126],"circuits":[128],"can":[129],"maximized":[131],"under":[132],"designer-given":[133],"area/latency":[134,150],"constraints.":[135,151],"Experimental":[136],"demonstrate":[138],"effectiveness":[140],"over":[144],"existing":[145],"methods,":[146],"especially":[147],"for":[148],"strict":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}