{"id":"https://openalex.org/W2106868151","doi":"https://doi.org/10.1109/isqed.2013.6523653","title":"Framework for analog test coverage","display_name":"Framework for analog test coverage","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2106868151","doi":"https://doi.org/10.1109/isqed.2013.6523653","mag":"2106868151"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088187334","display_name":"Debesh Bhatta","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Bhatta","raw_affiliation_strings":["Georgia Institute of Technology, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051635209","display_name":"Ishita Mukhopadhyay","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Mukhopadhyay","raw_affiliation_strings":["Cornell University, USA","Cornell Univ, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]},{"raw_affiliation_string":"Cornell Univ, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113896083","display_name":"S. Natarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"S. Natarajan","raw_affiliation_strings":["Intel Corporation, India","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005439185","display_name":"Prashant Goteti","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"P. Goteti","raw_affiliation_strings":["Intel Corporation, India","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101679022","display_name":"Bin Xue","orcid":"https://orcid.org/0000-0003-1132-2809"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Bin Xue","raw_affiliation_strings":["Intel Corporation, India","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5088187334"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.5761,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.84197839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"468","last_page":"475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6787964105606079},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6367248892784119},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5851426124572754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5615249872207642},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.558495819568634},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5246527194976807},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5173506140708923},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5145389437675476},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5144662857055664},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4994204044342041},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.4982297420501709},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4403077960014343},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.439339280128479},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40137821435928345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34114915132522583},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3232665956020355},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12690791487693787},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12435954809188843},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12077644467353821},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10929733514785767}],"concepts":[{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6787964105606079},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6367248892784119},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5851426124572754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5615249872207642},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.558495819568634},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5246527194976807},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5173506140708923},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5145389437675476},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5144662857055664},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4994204044342041},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.4982297420501709},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4403077960014343},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.439339280128479},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40137821435928345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34114915132522583},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3232665956020355},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12690791487693787},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12435954809188843},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12077644467353821},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10929733514785767},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2013.6523653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1563273748","https://openalex.org/W1686846969","https://openalex.org/W1874000772","https://openalex.org/W1980392502","https://openalex.org/W1993765721","https://openalex.org/W1999141085","https://openalex.org/W2034650804","https://openalex.org/W2044302877","https://openalex.org/W2065680840","https://openalex.org/W2098112833","https://openalex.org/W2101456051","https://openalex.org/W2106816366","https://openalex.org/W2113234369","https://openalex.org/W2116080338","https://openalex.org/W2124017175","https://openalex.org/W2135282447","https://openalex.org/W2146685901","https://openalex.org/W2155221776","https://openalex.org/W2162571237","https://openalex.org/W4235485521","https://openalex.org/W4244195727","https://openalex.org/W4247060235","https://openalex.org/W4253563432","https://openalex.org/W6680411426"],"related_works":["https://openalex.org/W2340957901","https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W1555400249","https://openalex.org/W2031110496","https://openalex.org/W1600260729","https://openalex.org/W2037862379","https://openalex.org/W2742111403","https://openalex.org/W1519923721","https://openalex.org/W3147038789"],"abstract_inverted_index":{"Measurement":[0],"of":[1,4,11,65,92,106,115,130,152],"the":[2,148],"quality":[3,55],"tests":[5,127],"run":[6],"during":[7],"high":[8,117],"volume":[9],"manufacturing":[10,126],"microprocessors":[12],"is":[13,28,57,85],"important":[14],"to":[15,63,70,97],"ensure":[16],"desired":[17],"outgoing":[18],"product":[19],"quality.":[20,101],"For":[21,48],"digital":[22],"logic":[23],"on":[24,51,112],"die,":[25,52],"such":[26,32,42,53],"measurement":[27,56],"performed":[29,59],"using":[30,38,153],"techniques":[31],"as":[33,43,135],"fast":[34],"event-driven":[35],"fault":[36,40,68,80,109,139,158],"simulation":[37,81,110],"mature":[39,67],"models":[41,69,154],"stuck-at":[44],"and":[45,74,78,143,150],"transition":[46],"faults.":[47],"analog":[49,72,99,113],"modules":[50,114],"test":[54,100],"not":[58],"in":[60,128],"practice":[61],"due":[62],"lack":[64],"(a)":[66,124],"describe":[71],"failures,":[73],"(b)":[75,147],"automated,":[76],"efficient":[77],"accurate":[79],"methods.":[82],"This":[83],"work":[84],"a":[86,94,107,116],"first":[87],"step":[88],"towards":[89],"our":[90],"objective":[91],"establishing":[93],"practical":[95],"methodology":[96],"measure":[98],"We":[102],"show":[103],"promising":[104],"results":[105],"semi-automated":[108],"approach":[111],"speed":[118],"serial":[119],"IO":[120],"receiver":[121],"that":[122],"compares":[123],"two":[125],"terms":[129],"their":[131,138],"defect":[132],"detection":[133],"capability":[134],"measured":[136],"by":[137],"coverages":[140],"for":[141,157],"gross":[142],"parametric":[144],"faults,":[145],"and,":[146],"accuracy":[149],"performance":[151],"versus":[155],"schematics":[156],"effect":[159],"propagation.":[160]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}