{"id":"https://openalex.org/W2123205250","doi":"https://doi.org/10.1109/isqed.2013.6523643","title":"Fast analog design optimization using regression-based modeling and genetic algorithm: A nano-CMOS VCO case study","display_name":"Fast analog design optimization using regression-based modeling and genetic algorithm: A nano-CMOS VCO case study","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2123205250","doi":"https://doi.org/10.1109/isqed.2013.6523643","mag":"2123205250"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065315664","display_name":"Dhruva Ghai","orcid":"https://orcid.org/0000-0002-8204-6330"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Ghai","raw_affiliation_strings":["NanoSystem Design Laboratory, Department of Computer Science and Engineering, University of North Texas, USA","Dept. of Electron. & Commun. Eng., Oriental Univ., Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Oriental Univ., Indore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. P. Mohanty","raw_affiliation_strings":["NanoSystem Design Laboratory, Department of Computer Science and Engineering, University of North Texas, USA","Department of Computer Science and Engineering University of North Texas Denton, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science and Engineering University of North Texas Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008702299","display_name":"Garima Thakral","orcid":null},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Thakral","raw_affiliation_strings":["NanoSystem Design Laboratory, Department of Computer Science and Engineering, University of North Texas, USA","Dept. of Comput. Sci., Oriental Univ., Indore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NanoSystem Design Laboratory, Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Oriental Univ., Indore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123534392"],"apc_list":null,"apc_paid":null,"fwci":2.0265,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.872613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"406","last_page":"411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7427427172660828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5617579221725464},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5600571632385254},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5173991918563843},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.5150908827781677},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4678151309490204},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46392807364463806},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46080824732780457},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.43300461769104004},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41587939858436584},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31690168380737305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26103609800338745},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18935662508010864},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.15655454993247986},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11929634213447571}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7427427172660828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5617579221725464},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5600571632385254},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5173991918563843},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.5150908827781677},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4678151309490204},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46392807364463806},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46080824732780457},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.43300461769104004},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41587939858436584},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31690168380737305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26103609800338745},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18935662508010864},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.15655454993247986},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11929634213447571}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2013.6523643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W73808670","https://openalex.org/W1485633280","https://openalex.org/W1543962931","https://openalex.org/W1597620877","https://openalex.org/W1996493662","https://openalex.org/W2018044188","https://openalex.org/W2024863637","https://openalex.org/W2027852624","https://openalex.org/W2027974022","https://openalex.org/W2051423425","https://openalex.org/W2071828754","https://openalex.org/W2075212712","https://openalex.org/W2104339053","https://openalex.org/W2105214055","https://openalex.org/W2115215241","https://openalex.org/W2119581540","https://openalex.org/W2131900240","https://openalex.org/W2138884082","https://openalex.org/W2165597992","https://openalex.org/W2546351422","https://openalex.org/W2546700007","https://openalex.org/W3148042526","https://openalex.org/W4213283575","https://openalex.org/W4248460126","https://openalex.org/W4249753629","https://openalex.org/W6656740820","https://openalex.org/W6663594815","https://openalex.org/W6669185967"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W63276784","https://openalex.org/W2059530328","https://openalex.org/W3011978806","https://openalex.org/W2156446048","https://openalex.org/W2163890360","https://openalex.org/W2148225649","https://openalex.org/W2070693700","https://openalex.org/W2003481063"],"abstract_inverted_index":{"The":[0,63,122,149],"mature":[1],"electronic":[2],"design":[3,18,23,31,46,54,66,85,179],"automation":[4],"(EDA)":[5],"tools":[6],"and":[7,24,35,72,117,132,193],"well-defined":[8],"abstraction-levels":[9],"for":[10,56,75,115],"digital":[11,17],"circuits":[12,34],"have":[13],"almost":[14],"automated":[15],"the":[16,80,83,120,125,164,167,172,187],"process.":[19],"However,":[20],"analog":[21,33,37,61,65],"circuit":[22],"optimization":[25,58,141,185],"is":[26,98,127,144,171],"still":[27],"not":[28],"automated.":[29],"Custom":[30],"of":[32,59,82,119,124,158,166,189],"slow":[36],"in":[38,89],"SPICE":[39],"has":[40],"always":[41],"needed":[42],"maximum":[43],"efforts,":[44],"skills,":[45],"cycle":[47],"time.":[48],"This":[49],"paper":[50],"presents":[51],"a":[52,90,106,139,156,177,182],"novel":[53],"flow":[55,67,150],"constrained":[57,140,184],"nano-CMOS":[60],"circuits.":[62],"proposed":[64,84],"combines":[68],"polynomial-regression":[69,110],"based":[70,93,111,191],"models":[71,112,126],"genetic":[73,147,194],"algorithm":[74],"fast":[76],"optimization.":[77],"For":[78],"evaluating":[79],"effectiveness":[81],"flow,":[86],"power":[87,116,153],"minimization":[88],"50nm":[91],"CMOS":[92],"current-starved":[94],"voltage-controlled":[95],"oscillator":[96],"(VCO)":[97],"carried":[99],"out,":[100],"while":[101],"treating":[102],"oscillation":[103],"frequency":[104,118,159],"as":[105,181],"performance":[107],"constraint.":[108],"Accurate":[109],"are":[113],"developed":[114],"VCO.":[121],"goodness-of-fit":[123],"evaluated":[128],"using":[129,146],"SSE,":[130],"RMSE":[131],"R2.":[133],"Using":[134],"these":[135],"models,":[136],"we":[137],"form":[138],"problem":[142,180],"which":[143,175],"solved":[145],"algorithm.":[148,195],"achieved":[151],"21.67%":[152],"savings,":[154],"with":[155],"constraint":[157],"\u2265":[160],"100":[161],"MHz.":[162],"To":[163],"best":[165],"authors'":[168],"knowledge,":[169],"this":[170],"first":[173],"study":[174],"approaches":[176],"VCO":[178],"mathematical":[183],"involving":[186],"usage":[188],"regression":[190],"modeling":[192]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}