{"id":"https://openalex.org/W2142880029","doi":"https://doi.org/10.1109/isqed.2013.6523638","title":"Improving timing error tolerance without impact on chip area and power consumption","display_name":"Improving timing error tolerance without impact on chip area and power consumption","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2142880029","doi":"https://doi.org/10.1109/isqed.2013.6523638","mag":"2142880029"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069193300","display_name":"Ken Yano","orcid":"https://orcid.org/0000-0003-0818-0635"},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Yano","raw_affiliation_strings":["Fukuoka University, Fukuoka, Japan","Fukuoka University, Fukuoka, JAPAN"],"affiliations":[{"raw_affiliation_string":"Fukuoka University, Fukuoka, Japan","institution_ids":["https://openalex.org/I31784960"]},{"raw_affiliation_string":"Fukuoka University, Fukuoka, JAPAN","institution_ids":["https://openalex.org/I31784960"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037043794","display_name":"Tomohiro Hayashida","orcid":"https://orcid.org/0000-0003-4476-7468"},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hayashida","raw_affiliation_strings":["Fukuoka University, Fukuoka, Japan","Fukuoka University, Fukuoka, JAPAN"],"affiliations":[{"raw_affiliation_string":"Fukuoka University, Fukuoka, Japan","institution_ids":["https://openalex.org/I31784960"]},{"raw_affiliation_string":"Fukuoka University, Fukuoka, JAPAN","institution_ids":["https://openalex.org/I31784960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062587488","display_name":"Toshinori Sato","orcid":"https://orcid.org/0000-0001-5272-7533"},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sato","raw_affiliation_strings":["Fukuoka University, Fukuoka, Japan","Fukuoka University, Fukuoka, JAPAN"],"affiliations":[{"raw_affiliation_string":"Fukuoka University, Fukuoka, Japan","institution_ids":["https://openalex.org/I31784960"]},{"raw_affiliation_string":"Fukuoka University, Fukuoka, JAPAN","institution_ids":["https://openalex.org/I31784960"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069193300"],"corresponding_institution_ids":["https://openalex.org/I31784960"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63240526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7136092185974121},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7042340040206909},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5390505194664001},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5316558480262756},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5168278813362122},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.478372722864151},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4565013349056244},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.44956374168395996},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43697887659072876},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.428772896528244},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4202566146850586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17268598079681396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15055933594703674},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12484949827194214}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7136092185974121},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7042340040206909},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5390505194664001},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5316558480262756},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5168278813362122},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.478372722864151},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4565013349056244},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.44956374168395996},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43697887659072876},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.428772896528244},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4202566146850586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17268598079681396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15055933594703674},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12484949827194214},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2013.6523638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334789","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1992809240","https://openalex.org/W2041966219","https://openalex.org/W2061609000","https://openalex.org/W2104677471","https://openalex.org/W2107172487","https://openalex.org/W2129314919","https://openalex.org/W2152833313","https://openalex.org/W2159350764","https://openalex.org/W2160160851","https://openalex.org/W2178304595","https://openalex.org/W4236432903","https://openalex.org/W6683849211"],"related_works":["https://openalex.org/W2388040150","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W2102117846","https://openalex.org/W2156446048","https://openalex.org/W4230718388","https://openalex.org/W3149244010","https://openalex.org/W2047284788"],"abstract_inverted_index":{"The":[0,28,124,142],"demand":[1],"of":[2,14,21,44],"power":[3,61,116,155],"saving":[4],"and":[5,18,53,60,111,115,137,154],"highly":[6],"dependable":[7],"LSI":[8],"has":[9,55,75],"increased":[10],"by":[11,128],"the":[12,19,33,38,45,49,113,120],"miniaturization":[13],"device":[15],"process":[16],"technology":[17],"spread":[20],"portable":[22],"devices":[23],"such":[24],"as":[25],"mobile":[26],"phones.":[27],"design":[29,39,67,70,107,122],"method":[30,71,148],"which":[31],"takes":[32],"worst":[34],"case":[35],"scenario":[36],"makes":[37],"margin":[40],"too":[41],"large":[42,85],"because":[43],"parameter":[46],"variations":[47],"in":[48,102,109],"deep":[50],"submicron":[51],"domain":[52],"it":[54],"serious":[56],"impact":[57],"for":[58],"performance":[59],"consumption.":[62],"To":[63],"deal":[64],"with":[65,72,119],"excessive":[66],"margins,":[68],"typical-case":[69],"canary":[73,82,97],"FF":[74,98],"been":[76],"proposed":[77,147],"so":[78],"far.":[79],"By":[80],"using":[81],"FF,":[83],"variability-aware":[84],"guard":[86],"band":[87],"can":[88,99,149,157],"be":[89,100,158],"decreased.":[90],"In":[91],"this":[92],"paper,":[93],"we":[94],"describe":[95],"how":[96],"integrated":[101],"a":[103],"typical":[104],"digital":[105],"circuit":[106],"flow":[108],"detail":[110],"analyze":[112],"area":[114],"overheads":[117],"compared":[118],"worst-case":[121],"method.":[123],"analysis":[125],"is":[126],"done":[127],"implementing":[129],"two":[130],"conventional":[131],"32-bit":[132],"RISC":[133],"processor":[134],"cores;":[135],"miniMIPS":[136],"MeP":[138],"(Media":[139],"Embedded":[140],"Processor).":[141],"results":[143],"show":[144],"that":[145],"our":[146],"reduce":[150],"chip":[151],"areas":[152],"effectively":[153],"overhead":[156],"reduced":[159],"to":[160],"very":[161],"small.":[162]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}