{"id":"https://openalex.org/W2133317979","doi":"https://doi.org/10.1109/isqed.2013.6523625","title":"Cost-driven 3D design optimization with metal layer reduction technique","display_name":"Cost-driven 3D design optimization with metal layer reduction technique","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2133317979","doi":"https://doi.org/10.1109/isqed.2013.6523625","mag":"2133317979"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029272799","display_name":"Qiaosha Zou","orcid":"https://orcid.org/0000-0001-6662-4316"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiaosha Zou","raw_affiliation_strings":["Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064910584","display_name":"Jing Xie","orcid":"https://orcid.org/0000-0003-4363-8744"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jing Xie","raw_affiliation_strings":["Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc, USA","Pennsylvania State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7201,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76378539,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"294","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6731880903244019},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6622380018234253},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.636894702911377},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.552430272102356},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5504752397537231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5244969725608826},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4835526645183563},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.47546571493148804},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45443975925445557},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45024606585502625},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4456077516078949},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.44207966327667236},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35015377402305603},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33991536498069763},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3383537530899048},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2657157778739929},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2651376724243164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22379210591316223},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21605738997459412},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.16285380721092224},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.12234377861022949}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6731880903244019},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6622380018234253},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.636894702911377},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.552430272102356},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5504752397537231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5244969725608826},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4835526645183563},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.47546571493148804},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45443975925445557},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45024606585502625},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4456077516078949},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.44207966327667236},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35015377402305603},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33991536498069763},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3383537530899048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2657157778739929},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2651376724243164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22379210591316223},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21605738997459412},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.16285380721092224},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.12234377861022949},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2013.6523625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133610","is_oa":false,"landing_page_url":"http://www.scopus.com/record/display.url?eid=2-s2.0-84879576273&origin=inward","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1480508001","https://openalex.org/W1970296212","https://openalex.org/W1987131925","https://openalex.org/W1998547487","https://openalex.org/W2001870828","https://openalex.org/W2023264348","https://openalex.org/W2028954821","https://openalex.org/W2046574526","https://openalex.org/W2061963024","https://openalex.org/W2102032581","https://openalex.org/W2102626248","https://openalex.org/W2105331022","https://openalex.org/W2128998437","https://openalex.org/W2146306637","https://openalex.org/W2147115611","https://openalex.org/W2147294417","https://openalex.org/W2164264983","https://openalex.org/W2166110074","https://openalex.org/W3136310872","https://openalex.org/W4250657101","https://openalex.org/W6628514529"],"related_works":["https://openalex.org/W1990828594","https://openalex.org/W2011182927","https://openalex.org/W2310189477","https://openalex.org/W2333804548","https://openalex.org/W2543304869","https://openalex.org/W2047315796","https://openalex.org/W2136838099","https://openalex.org/W2019002696","https://openalex.org/W2896557720","https://openalex.org/W2110024109"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuit":[2],"(3D":[3],"IC)":[4],"is":[5],"a":[6,23,94],"promising":[7],"solution":[8],"to":[9,73,136,150],"continue":[10],"the":[11,15,27,38,49,68,103,112,119,125,151],"performance":[12],"scaling.":[13],"However,":[14],"fabrication":[16],"cost":[17,39,82,90,113,133],"for":[18,26,41,138,144],"3D":[19,46,64,85,96,140,146],"ICs":[20],"can":[21,77,131],"be":[22,78],"major":[24],"concern":[25],"adoption":[28],"of":[29,70,121],"this":[30,34],"emerging":[31],"technology.":[32],"In":[33],"paper,":[35],"we":[36,92,130],"study":[37],"implication":[40],"both":[42],"TSV-based":[43,139],"and":[44,66,106,118,142],"interposer-based":[45,145],"ICs,":[47],"with":[48],"observation":[50],"that":[51,101],"many":[52],"long":[53],"metal":[54,71,107,122],"interconnects":[55],"in":[56,63,81,84],"2D":[57],"designs":[58],"are":[59],"replaced":[60],"by":[61,110],"TSVs":[62],"designs,":[65,141,147],"therefore":[67],"number":[69,120],"layers":[72],"satisfy":[74],"routing":[75],"requirements":[76],"reduced,":[79],"resulting":[80],"saving":[83,134],"ICs.":[86],"Based":[87],"on":[88],"our":[89],"model,":[91],"propose":[93],"cost-driven":[95,126],"design":[97,104,127],"space":[98],"optimization":[99,128],"flow":[100],"balances":[102],"area":[105,117],"layer":[108],"requirement,":[109],"optimizing":[111],"tradeoffs":[114],"between":[115],"silicon":[116],"layers.":[123],"With":[124],"flow,":[129],"achieve":[132],"up":[135],"19%":[137],"26%":[143],"respectively,":[148],"compared":[149],"baseline":[152],"designs.":[153]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}