{"id":"https://openalex.org/W2169965623","doi":"https://doi.org/10.1109/isqed.2013.6523593","title":"A co-synthesis methodology for power delivery and data interconnection networks in 3D ICs","display_name":"A co-synthesis methodology for power delivery and data interconnection networks in 3D ICs","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2169965623","doi":"https://doi.org/10.1109/isqed.2013.6523593","mag":"2169965623"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2013.6523593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015452571","display_name":"Neha Kapadia","orcid":"https://orcid.org/0000-0002-6736-2714"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Kapadia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Pasricha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":1.5094,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85919077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"27","issue":null,"first_page":"73","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.7997389435768127},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7147295475006104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6426569819450378},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5959055423736572},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5886725187301636},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5724641680717468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5714113712310791},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5409245491027832},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.48896872997283936},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4402008652687073},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43484658002853394},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42105796933174133},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4170185327529907},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41337862610816956},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40814706683158875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2778143882751465},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.214788556098938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18355518579483032},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15109986066818237},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10246837139129639}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.7997389435768127},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7147295475006104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6426569819450378},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5959055423736572},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5886725187301636},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5724641680717468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5714113712310791},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5409245491027832},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.48896872997283936},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4402008652687073},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43484658002853394},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42105796933174133},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4170185327529907},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41337862610816956},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40814706683158875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2778143882751465},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.214788556098938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18355518579483032},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15109986066818237},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10246837139129639},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2013.6523593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2013.6523593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.705.9492","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.705.9492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.engr.colostate.edu/%7Esudeep/pubs/publications/2013-isqed-nishitpasricha2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1974679349","https://openalex.org/W1974843053","https://openalex.org/W1986625348","https://openalex.org/W1990514675","https://openalex.org/W2003080753","https://openalex.org/W2014007413","https://openalex.org/W2022673945","https://openalex.org/W2041644560","https://openalex.org/W2052933085","https://openalex.org/W2058287623","https://openalex.org/W2080299663","https://openalex.org/W2083625763","https://openalex.org/W2108408576","https://openalex.org/W2110392223","https://openalex.org/W2112890389","https://openalex.org/W2116129931","https://openalex.org/W2118961575","https://openalex.org/W2125793787","https://openalex.org/W2132249049","https://openalex.org/W2132360363","https://openalex.org/W2135933214","https://openalex.org/W2139156814","https://openalex.org/W2140137324","https://openalex.org/W2146176401","https://openalex.org/W2147915945","https://openalex.org/W2148904786","https://openalex.org/W2155759572","https://openalex.org/W2157189792","https://openalex.org/W2157374670","https://openalex.org/W2163723661","https://openalex.org/W2165667787","https://openalex.org/W2166151045","https://openalex.org/W2168505684","https://openalex.org/W3150375955","https://openalex.org/W4232892799","https://openalex.org/W4236302577","https://openalex.org/W4242948965","https://openalex.org/W4252774789","https://openalex.org/W6655917995","https://openalex.org/W6677283329","https://openalex.org/W6678747069","https://openalex.org/W6681435123"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2560375935","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W2144357574","https://openalex.org/W1966325333","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2065289416","https://openalex.org/W2108200233"],"abstract_inverted_index":{"A":[0],"stable":[1],"voltage":[2,69],"supply":[3],"is":[4,27],"critical":[5],"for":[6,109,156],"multiprocessor":[7],"system-on-chips":[8],"(MPSoCs)":[9],"to":[10],"operate":[11],"at":[12],"near-optimal":[13],"performance":[14,127],"levels.":[15],"The":[16],"problem":[17,67],"of":[18,48,68,100],"IR":[19],"drops":[20],"in":[21,30,40,60],"a":[22,115],"Power":[23],"Delivery":[24],"Network":[25],"(PDN)":[26],"very":[28],"severe":[29],"3D":[31,122,133],"MPSoCs":[32],"with":[33,45,55],"network-on-chip":[34],"(NoC)":[35,72],"fabrics":[36],"where":[37],"the":[38,41,46,52,56,64,81,90,101,110,132,145],"current":[39],"PDN":[42,82,102,134,169],"increases":[43],"proportionally":[44],"number":[47],"device":[49],"layers.":[50],"At":[51],"same":[53],"time,":[54,112],"increasing":[57],"core":[58],"counts":[59],"today's":[61],"power-hungry":[62],"MPSoCs,":[63],"already":[65],"hard":[66],"island-aware":[70],"Network-on-Chip":[71],"design":[73,85,99,135,170],"has":[74],"become":[75],"even":[76],"more":[77],"challenging.":[78],"Even":[79],"though":[80],"and":[83,129,171],"NoC":[84,123,172],"goals":[86],"are":[87,92],"non-overlapping,":[88],"both":[89],"optimizations":[91],"interdependent.":[93],"Unfortunately,":[94],"designers":[95],"today":[96],"seldom":[97],"consider":[98],"while":[103,125,136,152],"synthesizing":[104],"NoCs.":[105],"In":[106],"this":[107],"work,":[108],"first":[111],"we":[113],"propose":[114],"novel":[116],"system-level":[117,165],"co-synthesis":[118,147],"methodology":[119,148],"that":[120,144,167],"minimizes":[121],"energy":[124,154],"meeting":[126],"goals;":[128],"simultaneously":[130],"optimizes":[131],"satisfying":[137],"IR-drop":[138,150],"constraints.":[139],"Our":[140],"experimental":[141],"results":[142,162],"show":[143],"proposed":[146],"meets":[149],"constraints":[151],"minimizing":[153],"consumption":[155],"several":[157],"real-world":[158],"applications,":[159],"improving":[160],"upon":[161],"from":[163],"traditional":[164],"methodologies":[166],"perform":[168],"synthesis":[173],"separately.":[174]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}