{"id":"https://openalex.org/W2159398026","doi":"https://doi.org/10.1109/isqed.2012.6187560","title":"An analytical approach to efficient circuit variability analysis in scaled CMOS design","display_name":"An analytical approach to efficient circuit variability analysis in scaled CMOS design","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2159398026","doi":"https://doi.org/10.1109/isqed.2012.6187560","mag":"2159398026"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019803906","display_name":"Samatha Gummalla","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Samatha Gummalla","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029118023","display_name":"Anupama R. Subramaniam","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anupama R. Subramaniam","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100740019","display_name":"Yu Cao","orcid":"https://orcid.org/0000-0001-6968-1180"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Cao","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025336372","display_name":"Chaitali Chakrabarti","orcid":"https://orcid.org/0000-0002-9859-7778"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chaitali Chakrabarti","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019803906"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.7185,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86299997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":null,"first_page":"641","last_page":"647"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7091445922851562},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6594240069389343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6384349465370178},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.61216139793396},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5951862931251526},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5563496947288513},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5398494601249695},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5123311281204224},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4857683479785919},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4843765199184418},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4693366587162018},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.45947733521461487},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43401217460632324},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43204349279403687},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41617482900619507},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33889007568359375},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.30395975708961487},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1629662811756134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13304108381271362},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.11738190054893494},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10824510455131531}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7091445922851562},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6594240069389343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6384349465370178},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.61216139793396},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5951862931251526},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5563496947288513},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5398494601249695},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5123311281204224},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4857683479785919},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4843765199184418},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4693366587162018},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.45947733521461487},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43401217460632324},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43204349279403687},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41617482900619507},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33889007568359375},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.30395975708961487},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1629662811756134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13304108381271362},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.11738190054893494},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10824510455131531},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2012.6187560","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:item:9288","is_oa":false,"landing_page_url":"http://hdl.handle.net/2286/R.I.9288","pdf_url":null,"source":{"id":"https://openalex.org/S4306400254","display_name":"Arizona State University Library Digital Repository (Arizona State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I55732556","host_organization_name":"Arizona State University","host_organization_lineage":["https://openalex.org/I55732556"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Masters Thesis"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1608393288","https://openalex.org/W1970462492","https://openalex.org/W1975331880","https://openalex.org/W1991459018","https://openalex.org/W2015723387","https://openalex.org/W2033756824","https://openalex.org/W2039276837","https://openalex.org/W2058622312","https://openalex.org/W2068870507","https://openalex.org/W2107766185","https://openalex.org/W2108923470","https://openalex.org/W2117648153","https://openalex.org/W2118477157","https://openalex.org/W2125169487","https://openalex.org/W2127513491","https://openalex.org/W2129883611","https://openalex.org/W2129999479","https://openalex.org/W2134067926","https://openalex.org/W2136103183","https://openalex.org/W2138724413","https://openalex.org/W2142718365","https://openalex.org/W2150283124","https://openalex.org/W2157024459","https://openalex.org/W2158291854","https://openalex.org/W2161300695","https://openalex.org/W2161648718","https://openalex.org/W2162524028","https://openalex.org/W2166109397","https://openalex.org/W2237351960","https://openalex.org/W2249092350","https://openalex.org/W4231005419","https://openalex.org/W6683648492","https://openalex.org/W6689770919","https://openalex.org/W6691306134"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W1804063983","https://openalex.org/W2134944363","https://openalex.org/W2345182073","https://openalex.org/W1947426333"],"abstract_inverted_index":{"CMOS":[0],"scaling":[1],"has":[2],"led":[3],"to":[4,20,35,92],"increasingly":[5],"high":[6,108],"variability":[7,38,59],"in":[8,23,39,47,78,132],"device":[9,65],"and":[10,57,69,80,118],"circuit":[11],"performance.":[12],"To":[13],"improve":[14],"design":[15,25,133],"robustness,":[16],"it":[17],"is":[18,33,83,135],"important":[19],"consider":[21],"variation":[22,121],"the":[24,37,89,93,105,123,129],"flow.":[26],"In":[27],"this":[28],"paper":[29],"a":[30,61,102],"closed-form":[31],"solution":[32],"proposed":[34,51,130],"predict":[36],"gate":[40],"timing,":[41],"which":[42],"significantly":[43],"reduces":[44],"computation":[45],"cost":[46],"statistical":[48],"analysis.":[49],"The":[50],"model":[52,90,106,131],"covers":[53],"both":[54],"nominal":[55,116],"delay":[56,117],"its":[58],"across":[60],"wide":[62],"range":[63],"of":[64,122,128],"sizes,":[66],"load":[67],"capacitances":[68],"input":[70],"transition":[71],"times.":[72],"Stack":[73],"effect,":[74],"such":[75],"as":[76],"that":[77],"NAND":[79],"NOR":[81],"gates,":[82],"taken":[84],"into":[85],"account":[86],"thereby":[87],"making":[88],"sensitive":[91],"switching":[94],"patterns.":[95],"For":[96],"ISCAS'85":[97],"benchmark":[98],"circuits,":[99],"implemented":[100],"using":[101],"45nm":[103],"library,":[104],"demonstrates":[107],"accuracy":[109],"with":[110],"less":[111],"than":[112],"3.5%":[113],"error":[114],"for":[115,137],"within":[119],"5ps":[120],"critical":[124],"path.":[125],"Finally,":[126],"use":[127],"flow":[134],"demonstrated":[136],"setup":[138],"time":[139],"violations.":[140]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}