{"id":"https://openalex.org/W2053150883","doi":"https://doi.org/10.1109/isqed.2012.6187535","title":"DRC-free high density layout exploration with layout morphing and patterning quality assessment, with application to SRAM","display_name":"DRC-free high density layout exploration with layout morphing and patterning quality assessment, with application to SRAM","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2053150883","doi":"https://doi.org/10.1109/isqed.2012.6187535","mag":"2053150883"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016911500","display_name":"Amith Singhee","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amith Singhee","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Emrah Acar","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emrah Acar","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111761176","display_name":"Mohammad I. Younus","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad I. Younus","raw_affiliation_strings":["IBM Semiconductor Research and Development Center, East Fishkill, NY, USA","[IBM Semiconductor Research and Development Center, East Fishkill, NY, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Semiconductor Research and Development Center, East Fishkill, NY, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"[IBM Semiconductor Research and Development Center, East Fishkill, NY, USA]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049448736","display_name":"Rama N. Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rama N. Singh","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015267141","display_name":"Aditya Bansal","orcid":"https://orcid.org/0000-0002-2952-2385"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aditya Bansal","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"470","last_page":"476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/morphing","display_name":"Morphing","score":0.935987114906311},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7362446784973145},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6421141028404236},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.6143749952316284},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5585007667541504},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.55215984582901},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5267878174781799},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4963856339454651},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4784650504589081},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.4444505572319031},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4182705879211426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33474233746528625},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2644045352935791},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22019964456558228},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19573771953582764},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1554214060306549},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.1089119017124176}],"concepts":[{"id":"https://openalex.org/C50637493","wikidata":"https://www.wikidata.org/wiki/Q1136781","display_name":"Morphing","level":2,"score":0.935987114906311},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7362446784973145},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6421141028404236},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.6143749952316284},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5585007667541504},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.55215984582901},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5267878174781799},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4963856339454651},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4784650504589081},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.4444505572319031},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4182705879211426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33474233746528625},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2644045352935791},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22019964456558228},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19573771953582764},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1554214060306549},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.1089119017124176},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1514655958","https://openalex.org/W1978131002","https://openalex.org/W2046911213","https://openalex.org/W2082807377","https://openalex.org/W2088651067","https://openalex.org/W2096694997","https://openalex.org/W2145206588","https://openalex.org/W3150799657","https://openalex.org/W4253386549","https://openalex.org/W6659022849"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2376726667","https://openalex.org/W583900352","https://openalex.org/W162881505","https://openalex.org/W2125213949","https://openalex.org/W2376028644","https://openalex.org/W2466238913","https://openalex.org/W2386007159","https://openalex.org/W1464706131"],"abstract_inverted_index":{"A":[0],"system":[1],"for":[2,74],"layout":[3,19,25,33,76],"exploration":[4],"without":[5],"design-rule":[6],"checking":[7],"is":[8,72],"presented.":[9],"It":[10],"comprises":[11],"of":[12],"two":[13],"key":[14],"and":[15,30,59,67,78,94],"new":[16],"capabilities:":[17],"1)":[18],"morphing":[20,43],"to":[21,55],"generate":[22],"multi-mask":[23],"layer":[24],"variants,":[26],"given":[27],"basis":[28],"layouts,":[29],"2)":[31],"feature-driven":[32],"quality":[34],"evaluation":[35],"using":[36],"through-process":[37],"patterning":[38],"simulations.":[39],"The":[40,49,70],"former":[41],"uses":[42,51],"techniques":[44],"inspired":[45],"from":[46],"image":[47],"processing.":[48],"latter":[50],"design-specific":[52],"marker":[53],"shapes":[54],"identify":[56],"relevant":[57],"features":[58],"efficient":[60],"geometric":[61],"operations":[62],"on":[63,99],"the":[64],"simulated":[65],"contours":[66],"these":[68],"markers.":[69],"methodology":[71],"useful":[73],"high-density":[75],"design":[77,79,83],"rule":[80],"development":[81],"where":[82],"rules":[84],"are":[85],"insufficient":[86],"or":[87],"irrelevant,":[88],"especially":[89],"at":[90],"22":[91,102],"nm":[92,103],"technology":[93],"beyond.":[95],"We":[96],"demonstrate":[97],"it":[98],"an":[100],"aggressive":[101],"SRAM":[104],"bitcell":[105],"design.":[106]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}