{"id":"https://openalex.org/W2062366285","doi":"https://doi.org/10.1109/isqed.2012.6187512","title":"The combined effect of process variations and power supply noise on clock skew and jitter","display_name":"The combined effect of process variations and power supply noise on clock skew and jitter","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2062366285","doi":"https://doi.org/10.1109/isqed.2012.6187512","mag":"2062366285"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/176907","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100385218","display_name":"Xu Hu","orcid":"https://orcid.org/0000-0002-4030-4899"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hu Xu","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Switzerland","Integrated Systems Laboratory, EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Switzerland","Integrated Systems Laboratory, EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033415719","display_name":"Wayne Burleson","orcid":"https://orcid.org/0000-0002-7068-4351"},"institutions":[{"id":"https://openalex.org/I33434090","display_name":"University of Massachusetts Boston","ror":"https://ror.org/04ydmy275","country_code":"US","type":"education","lineage":["https://openalex.org/I33434090"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wayne Burleson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, USA","institution_ids":["https://openalex.org/I33434090"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Switzerland","Integrated Systems Laboratory, EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"320","last_page":"327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9017705321311951},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8569421768188477},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7963170409202576},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7715625762939453},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5392507314682007},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.514060378074646},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5016262531280518},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4996950626373291},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.46104973554611206},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4523807168006897},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4258897006511688},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4233025014400482},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.41397565603256226},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29572010040283203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20695257186889648},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1062946617603302}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9017705321311951},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8569421768188477},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7963170409202576},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7715625762939453},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5392507314682007},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.514060378074646},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5016262531280518},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4996950626373291},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.46104973554611206},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4523807168006897},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4258897006511688},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4233025014400482},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.41397565603256226},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29572010040283203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20695257186889648},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1062946617603302},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/isqed.2012.6187512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/ba3216de-2ba6-48c4-9fd0-842ab41e281c","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/ba3216de-2ba6-48c4-9fd0-842ab41e281c","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Xu, H, Pavlidis, V F, Burleson, W & De Micheli, G 2012, The combined effect of process variations and power supply noise on clock skew and jitter. in Proceedings - International Symposium on Quality Electronic Design, ISQED|Proc. - Int. Symp. Qual. Electron. Des., ISQED. IEEE, pp. 320-327, 13th International Symposium on Quality Electronic Design, ISQED 2012, Santa Clara, CA, 1/07/12. https://doi.org/10.1109/ISQED.2012.6187512","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.371.5843","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.371.5843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.man.ac.uk/%7Epavlidiv/pubs/ISQED_12.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:176907","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/176907","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:176907","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/176907","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7200000286102295}],"awards":[{"id":"https://openalex.org/G2907617717","display_name":"Guaranteeing Signal and Power Integrity for Three-Dimensional (3-D)","funder_award_id":"126517","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W89584938","https://openalex.org/W599165874","https://openalex.org/W1572287951","https://openalex.org/W1942006512","https://openalex.org/W1949438111","https://openalex.org/W2007083443","https://openalex.org/W2033443176","https://openalex.org/W2077919392","https://openalex.org/W2093099835","https://openalex.org/W2096486545","https://openalex.org/W2098764315","https://openalex.org/W2112747772","https://openalex.org/W2114586573","https://openalex.org/W2116021798","https://openalex.org/W2120116751","https://openalex.org/W2125669810","https://openalex.org/W2127036509","https://openalex.org/W2128237591","https://openalex.org/W2133667515","https://openalex.org/W2136328167","https://openalex.org/W2137807823","https://openalex.org/W2169934076","https://openalex.org/W2485074729","https://openalex.org/W2629157711","https://openalex.org/W2788706082","https://openalex.org/W4246168672","https://openalex.org/W4254506919","https://openalex.org/W4254774981","https://openalex.org/W6640493986"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2199871724","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W2165139624","https://openalex.org/W2144282137","https://openalex.org/W3013924136","https://openalex.org/W2587665273"],"abstract_inverted_index":{"In":[0],"modern":[1],"VLSI":[2],"circuits,":[3],"a":[4,105],"large":[5],"number":[6],"of":[7,30,50,54,71,120],"clock":[8,13,38,81],"buffers":[9],"are":[10,17,67,88],"inserted":[11],"in":[12,44,69,108],"distribution":[14],"networks,":[15],"which":[16,52],"significantly":[18],"affected":[19],"by":[20],"process":[21,31],"and":[22,33,40,56,73,86,113,127],"power":[23,34,87,95],"supply":[24,35],"noise":[25,36],"variations.":[26],"The":[27,75,118],"combined":[28],"effect":[29,119],"variations":[32],"on":[37,80,131],"skew":[39,55,72],"jitter":[41],"is":[42,58,134],"investigated":[43],"this":[45],"paper.":[46],"A":[47],"statistical":[48],"model":[49],"skitter,":[51],"consists":[53],"jitter,":[57,82],"proposed.":[59],"Clock":[60],"paths":[61],"with":[62],"different":[63],"buffer":[64],"insertion":[65],"strategies":[66],"compared":[68],"terms":[70],"jitter.":[74],"tradeoffs":[76],"among":[77],"the":[78,109],"constraints":[79],"skew,":[83],"slew":[84,114],"rate,":[85],"discussed.":[89],"For":[90],"strict":[91],"timing":[92],"constraints,":[93],"severe":[94],"overhead":[96],"(\u2265":[97],"110%)":[98],"has":[99],"to":[100,103],"be":[101],"added":[102],"obtain":[104],"low":[106],"improvement":[107],"worst":[110],"case":[111],"skitter":[112,133],"rate":[115],"(\u2264":[116],"13%).":[117],"widely-used":[121],"techniques,":[122],"such":[123],"as":[124],"recombinant":[125],"trees":[126],"dynamic":[128],"voltage":[129],"scaling,":[130],"decreasing":[132],"also":[135],"investigated.":[136]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}