{"id":"https://openalex.org/W2096679936","doi":"https://doi.org/10.1109/isqed.2012.6187499","title":"Fast delay estimation with buffer insertion for through-silicon-via-based 3D interconnects","display_name":"Fast delay estimation with buffer insertion for through-silicon-via-based 3D interconnects","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2096679936","doi":"https://doi.org/10.1109/isqed.2012.6187499","mag":"2096679936"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101399645","display_name":"Young\u2010Joon Lee","orcid":"https://orcid.org/0000-0002-1735-3385"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Young-Joon Lee","raw_affiliation_strings":["Electrical and Computer Engineering, Georgia Institute of Technology, USA","Electrical and Computer Engineering, Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Electrical and Computer Engineering, Georgia Institute of Technology, USA","Electrical and Computer Engineering, Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101399645"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.14725621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.7581760883331299},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6715912818908691},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6680128574371338},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.6543588638305664},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.594646692276001},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5801970958709717},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5711491107940674},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.51652592420578},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4852695167064667},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.46050354838371277},{"id":"https://openalex.org/keywords/network-delay","display_name":"Network delay","score":0.42893803119659424},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4099269509315491},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.34967565536499023},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21749135851860046},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1477760374546051},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13981208205223083},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.12693527340888977},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.07109987735748291}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7581760883331299},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6715912818908691},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6680128574371338},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.6543588638305664},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.594646692276001},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5801970958709717},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5711491107940674},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.51652592420578},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4852695167064667},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.46050354838371277},{"id":"https://openalex.org/C152623178","wikidata":"https://www.wikidata.org/wiki/Q436417","display_name":"Network delay","level":3,"score":0.42893803119659424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4099269509315491},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.34967565536499023},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21749135851860046},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1477760374546051},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13981208205223083},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12693527340888977},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.07109987735748291},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1967474595","https://openalex.org/W1976809982","https://openalex.org/W1984588379","https://openalex.org/W2048312633","https://openalex.org/W2107608152","https://openalex.org/W2123316553","https://openalex.org/W2125154666","https://openalex.org/W2133276614","https://openalex.org/W2142896025","https://openalex.org/W2142927985","https://openalex.org/W2151817873","https://openalex.org/W2155707315","https://openalex.org/W2160252016","https://openalex.org/W2164759949","https://openalex.org/W2165120956","https://openalex.org/W4232214728","https://openalex.org/W4236913175","https://openalex.org/W4245501382","https://openalex.org/W4253824801","https://openalex.org/W6641919570","https://openalex.org/W6678759384"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2027159884","https://openalex.org/W2380365775","https://openalex.org/W2038580513","https://openalex.org/W77573491","https://openalex.org/W2592965047","https://openalex.org/W2097905005","https://openalex.org/W2359528358","https://openalex.org/W2164234661","https://openalex.org/W2143451847"],"abstract_inverted_index":{"For":[0],"successful":[1],"adoption":[2],"of":[3,10,53,124],"through-silicon-via-based":[4],"3D":[5,11,20,72,93,133],"ICs,":[6],"delay":[7,55,68,77,90,95,113,126,143],"estimation":[8,52,69,127,146],"techniques":[9],"interconnects":[12],"for":[13,71,92,114],"early":[14,48],"design":[15,49],"stages":[16],"are":[17,37],"required.":[18],"The":[19,122],"nets":[21],"may":[22],"connect":[23],"gates/macros":[24],"placed":[25],"far":[26],"apart":[27],"and":[28,59,79,102,118],"through-silicon-vias":[29],"(TSVs)":[30],"have":[31],"large":[32],"parasitic":[33],"capacitances.":[34],"Thus,":[35],"buffers":[36],"inserted":[38],"to":[39,109],"reduce":[40],"interconnect":[41],"delay.":[42,158],"To":[43],"make":[44],"good":[45],"decisions":[46],"in":[47],"stages,":[50],"the":[51,111,137,155],"buffered":[54,67,112],"should":[56],"be":[57],"fast":[58],"reasonably":[60],"accurate.":[61],"However,":[62],"there":[63],"has":[64],"been":[65],"no":[66],"work":[70],"ICs":[73],"that":[74],"considers":[75],"proper":[76],"models":[78,91],"TSV":[80,116,120],"RC":[81],"parasitics.":[82],"In":[83],"this":[84],"work,":[85],"we":[86,106],"investigate":[87],"several":[88],"analytical":[89,100],"net":[94],"estimation.":[96],"Then,":[97],"based":[98,142],"on":[99],"formula":[101],"our":[103,125,145],"heuristic":[104],"algorithm,":[105],"propose":[107],"how":[108],"estimate":[110],"movable":[115],"cases":[117],"fixed":[119],"cases.":[121],"effectiveness":[123],"technique":[128],"is":[129],"demonstrated":[130],"with":[131,136,153],"various":[132],"nets.":[134],"Compared":[135],"van":[138],"Ginneken":[139],"buffer":[140],"insertion":[141],"estimation,":[144],"provides":[147],"solutions":[148],"about":[149],"750":[150],"times":[151],"faster":[152],"almost":[154],"same":[156],"estimated":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}