{"id":"https://openalex.org/W2074971170","doi":"https://doi.org/10.1109/isqed.2012.6187469","title":"TSV and DFT cost aware circuit partitioning for 3D-SOCs","display_name":"TSV and DFT cost aware circuit partitioning for 3D-SOCs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2074971170","doi":"https://doi.org/10.1109/isqed.2012.6187469","mag":"2074971170"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029407896","display_name":"Amit Kumar","orcid":"https://orcid.org/0000-0002-3965-6627"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amit Kumar","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Iowa, Iowa, IA, USA","Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52242, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Iowa, Iowa, IA, USA","institution_ids":["https://openalex.org/I126307644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52242, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Iowa, Iowa, IA, USA","Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52242, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Iowa, Iowa, IA, USA","institution_ids":["https://openalex.org/I126307644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52242, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","School of Electrical and Computer Engineering, Purdue University , W. Lafayette, IN, 47907, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University , W. Lafayette, IN, 47907, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038861833","display_name":"Bernd Becker","orcid":"https://orcid.org/0000-0003-4031-3258"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernd Becker","raw_affiliation_strings":["Institute for Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","Institute for Computer Sci. Albert Ludwigs University Freiburg, 79110, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Institute for Computer Sci. Albert Ludwigs University Freiburg, 79110, Germany","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029407896"],"corresponding_institution_ids":["https://openalex.org/I126307644"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69403365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.71923828125},{"id":"https://openalex.org/keywords/hypergraph","display_name":"Hypergraph","score":0.7065470814704895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5517497062683105},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.502518892288208},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4945637881755829},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.49195095896720886},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43199342489242554},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42628103494644165},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37933462858200073},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3340338170528412},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32959169149398804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.221635639667511},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20281359553337097},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11935517191886902},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10662779211997986}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.71923828125},{"id":"https://openalex.org/C2781221856","wikidata":"https://www.wikidata.org/wiki/Q840247","display_name":"Hypergraph","level":2,"score":0.7065470814704895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5517497062683105},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.502518892288208},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4945637881755829},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.49195095896720886},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43199342489242554},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42628103494644165},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37933462858200073},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3340338170528412},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32959169149398804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.221635639667511},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20281359553337097},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11935517191886902},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10662779211997986},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1487165447","https://openalex.org/W1990750537","https://openalex.org/W2002645608","https://openalex.org/W2002882283","https://openalex.org/W2018400787","https://openalex.org/W2078174680","https://openalex.org/W2090396476","https://openalex.org/W2100597370","https://openalex.org/W2106363998","https://openalex.org/W2110075134","https://openalex.org/W2112647513","https://openalex.org/W2114717056","https://openalex.org/W2126405773","https://openalex.org/W2143502515","https://openalex.org/W2149593163","https://openalex.org/W2150018272","https://openalex.org/W2163755032","https://openalex.org/W2167220795","https://openalex.org/W4205976331","https://openalex.org/W6684297216"],"related_works":["https://openalex.org/W4376608589","https://openalex.org/W3138003926","https://openalex.org/W4300037846","https://openalex.org/W1630514295","https://openalex.org/W1537073411","https://openalex.org/W2963081352","https://openalex.org/W4376608938","https://openalex.org/W4288275998","https://openalex.org/W2472555608","https://openalex.org/W2777980911"],"abstract_inverted_index":{"3D-SOC":[0],"technology":[1],"has":[2],"significant":[3],"performance":[4],"and":[5,62],"power":[6],"gains":[7],"over":[8],"2D":[9],"as":[10],"interconnects":[11],"can":[12],"be":[13,28],"shortened":[14],"significantly.":[15],"To":[16],"accrue":[17],"full":[18],"benefits":[19],"of":[20,52,71,94],"reduced":[21],"interconnect":[22],"lengths":[23],"large":[24],"designs":[25],"need":[26],"to":[27,81],"partitioned":[29],"into":[30],"several":[31,88],"dies.":[32,72],"In":[33],"this":[34],"work":[35],"we":[36],"propose":[37],"a":[38],"hypergraph":[39,76],"based":[40],"multi-objective":[41],"circuit":[42],"partitioning":[43,77],"scheme":[44,78],"for":[45,68],"3D-SOCs":[46],"that":[47],"simultaneously":[48],"reduces":[49,63],"the":[50,92,95],"number":[51],"inter":[53],"die":[54],"connections,":[55],"which":[56],"use":[57],"through":[58],"silicon":[59],"vias":[60],"(TSVs),":[61],"additional":[64],"DFT":[65],"logic":[66],"needed":[67],"pre-bond":[69],"test":[70],"An":[73],"Ordered":[74],"Block":[75],"is":[79],"proposed":[80,96],"achieve":[82],"these":[83],"objectives.":[84],"Experimental":[85],"results":[86],"on":[87],"industrial":[89],"circuits":[90],"demonstrate":[91],"effectiveness":[93],"approach.":[97]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}