{"id":"https://openalex.org/W2114467145","doi":"https://doi.org/10.1109/isqed.2012.6187466","title":"Physical-design-friendly hierarchical logic built-in self-test—A case study","display_name":"Physical-design-friendly hierarchical logic built-in self-test—A case study","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2114467145","doi":"https://doi.org/10.1109/isqed.2012.6187466","mag":"2114467145"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021718728","display_name":"Kelvin Nelson","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Kelvin Nelson","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA, USA","Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I135428043"]},{"raw_affiliation_string":"Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050339562","display_name":"Jaga Shanmugavadivelu","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]},{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Jaga Shanmugavadivelu","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA, USA","Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I135428043"]},{"raw_affiliation_string":"Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017808243","display_name":"Jayanth Mekkoth","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]},{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Jayanth Mekkoth","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA, USA","Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I135428043"]},{"raw_affiliation_string":"Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111906266","display_name":"Venkat Ghanta","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]},{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Venkat Ghanta","raw_affiliation_strings":["Cisco Systems, Inc., San Jose, CA, USA","Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I135428043"]},{"raw_affiliation_string":"Cisco Systems, 175 W. Tasman Drive, San Jose, CA 95134, USA","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075806425","display_name":"Jun Wu","orcid":"https://orcid.org/0000-0001-7090-8653"},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Wu","raw_affiliation_strings":["Cisco Systems, Shanghai, China","Cisco Systems, 14F, Block C of Keji Building 900, Yishan Road, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Shanghai, China","institution_ids":["https://openalex.org/I151281966"]},{"raw_affiliation_string":"Cisco Systems, 14F, Block C of Keji Building 900, Yishan Road, Shanghai, China","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018173979","display_name":"Fe Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fe Zhuang","raw_affiliation_strings":["Cisco Systems, Shanghai, China","Cisco Systems, 14F, Block C of Keji Building 900, Yishan Road, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Cisco Systems, Shanghai, China","institution_ids":["https://openalex.org/I151281966"]},{"raw_affiliation_string":"Cisco Systems, 14F, Block C of Keji Building 900, Yishan Road, Shanghai, China","institution_ids":["https://openalex.org/I151281966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109933576","display_name":"Hao-Jan Chao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao-Jan Chao","raw_affiliation_strings":["SynTest Technologies, Inc., Sunnyvale, CA, USA","SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"],"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210107885"]},{"raw_affiliation_string":"SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA","institution_ids":["https://openalex.org/I4210107885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111982449","display_name":"Shianling Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shianling Wu","raw_affiliation_strings":["SynTest Technologies, Inc., Sunnyvale, CA, USA","SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"],"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210107885"]},{"raw_affiliation_string":"SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA","institution_ids":["https://openalex.org/I4210107885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102048209","display_name":"Jie Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Rao","raw_affiliation_strings":["SynTest Technologies, Inc., Sunnyvale, CA, USA","SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"],"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210107885"]},{"raw_affiliation_string":"SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA","institution_ids":["https://openalex.org/I4210107885"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074151435","display_name":"Lizhen Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lizhen Yu","raw_affiliation_strings":["SynTest Technologies, Inc., Sunnyvale, CA, USA","SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"],"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210107885"]},{"raw_affiliation_string":"SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA","institution_ids":["https://openalex.org/I4210107885"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109249989","display_name":"Laung\u2010Terng Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210107885","display_name":"Syntek Technologies (United States)","ror":"https://ror.org/01rpq5x59","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107885"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laung-Terng Wang","raw_affiliation_strings":["SynTest Technologies, Inc., Sunnyvale, CA, USA","SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA"],"affiliations":[{"raw_affiliation_string":"SynTest Technologies, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210107885"]},{"raw_affiliation_string":"SynTest Technologies, 505 S. Pastoria Ave., Suite 101, Sunnyvale, CA 94086, USA","institution_ids":["https://openalex.org/I4210107885"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5021718728"],"corresponding_institution_ids":["https://openalex.org/I135428043","https://openalex.org/I151281966"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15879708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7545585632324219},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6975809335708618},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.640461266040802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6343731880187988},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5794568657875061},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5767154097557068},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5524423122406006},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5523022413253784},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46981221437454224},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4658874571323395},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4593300223350525},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4572025239467621},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.436758816242218},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.43322238326072693},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4164872169494629},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41224682331085205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2747947573661804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2383911907672882},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.21632760763168335},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21364620327949524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11397355794906616},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.09913328289985657}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7545585632324219},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6975809335708618},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.640461266040802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6343731880187988},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5794568657875061},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5767154097557068},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5524423122406006},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5523022413253784},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46981221437454224},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4658874571323395},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4593300223350525},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4572025239467621},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.436758816242218},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.43322238326072693},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4164872169494629},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41224682331085205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2747947573661804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2383911907672882},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.21632760763168335},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21364620327949524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11397355794906616},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.09913328289985657},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1849928240","https://openalex.org/W1924406256","https://openalex.org/W1984867390","https://openalex.org/W2116598791","https://openalex.org/W2142655319"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2146381271","https://openalex.org/W2133012978","https://openalex.org/W2908947570","https://openalex.org/W2126983197","https://openalex.org/W192757576","https://openalex.org/W2078506771","https://openalex.org/W2227166741"],"abstract_inverted_index":{"This":[0,107],"paper":[1],"describes":[2],"an":[3,44],"application":[4],"of":[5,26,78,104,114,129],"a":[6,18],"physical-design-friendly":[7],"hierarchical":[8],"logic":[9],"built-in":[10],"self-test":[11],"(BIST)":[12],"architecture":[13,42],"and":[14,36,50,63,72,101,127,131],"validation":[15],"methodology":[16],"on":[17],"networking":[19],"system-on-chip":[20],"(SOC)":[21],"design.":[22],"The":[23,40,85],"design":[24,125],"consists":[25],"two":[27],"embedded":[28],"cores,":[29],"each":[30,91],"containing":[31],"approximately":[32],"45":[33],"million":[34,38],"primitives":[35],"2.5":[37],"flip-flops.":[39],"implemented":[41,117],"supports":[43],"at-speed":[45],"staggered":[46],"launch-on-capture":[47],"clocking":[48],"scheme":[49],"includes":[51,88],"novel":[52],"features":[53,74,118],"to":[54,75],"reduce":[55],"turnaround":[56],"time":[57],"during":[58],"engineering":[59],"change":[60],"order":[61],"(ECO)":[62],"the":[64,79,82,105,112,116],"device's":[65],"BIST":[66,86],"runtime.":[67],"It":[68],"also":[69],"embeds":[70],"test":[71,130],"diagnosis":[73],"facilitate":[76],"debugging":[77],"device":[80],"at":[81],"system":[83],"level.":[84],"hierarchy":[87],"wrappers":[89],"surrounding":[90],"core":[92],"with":[93,123],"access":[94],"from":[95],"chip-top":[96],"allowing":[97],"for":[98,119],"both":[99],"parallel":[100],"serial":[102],"validations":[103],"cores.":[106],"case":[108],"study":[109],"successfully":[110],"demonstrates":[111],"feasibility":[113],"using":[115],"speedy":[120],"ECO,":[121],"synergy":[122],"physical":[124],"flow,":[126],"ease":[128],"diagnosis.":[132]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}