{"id":"https://openalex.org/W2153552399","doi":"https://doi.org/10.1109/isqed.2011.5770808","title":"Analysis of within-die process variation in 65nm FPGAs","display_name":"Analysis of within-die process variation in 65nm FPGAs","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2153552399","doi":"https://doi.org/10.1109/isqed.2011.5770808","mag":"2153552399"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030859604","display_name":"Tim Tuan","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tim Tuan","raw_affiliation_strings":["Xilinx Research Laboratories, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062870051","display_name":"Austin Lesea","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Austin Lesea","raw_affiliation_strings":["Xilinx Research Laboratories, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047007778","display_name":"Chris Kingsley","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Kingsley","raw_affiliation_strings":["Xilinx Research Laboratories, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111830282","display_name":"Steve Trimberger","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Trimberger","raw_affiliation_strings":["Xilinx Research Laboratories, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030859604"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":2.2668,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.89233559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.8348314166069031},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7695052623748779},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.6713849306106567},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6433572769165039},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5711323022842407},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5155420303344727},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.45875218510627747},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45608800649642944},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4226458966732025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2669389545917511},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13330620527267456}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.8348314166069031},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7695052623748779},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.6713849306106567},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6433572769165039},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5711323022842407},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5155420303344727},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.45875218510627747},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45608800649642944},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4226458966732025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2669389545917511},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13330620527267456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2059551381","https://openalex.org/W2072448041","https://openalex.org/W2084083833","https://openalex.org/W2129267471","https://openalex.org/W2141682861","https://openalex.org/W2151280516","https://openalex.org/W2167232152","https://openalex.org/W3140757139","https://openalex.org/W6679301951"],"related_works":["https://openalex.org/W2094926594","https://openalex.org/W2357760762","https://openalex.org/W2029945169","https://openalex.org/W939370856","https://openalex.org/W2981277743","https://openalex.org/W1970636450","https://openalex.org/W4210274887","https://openalex.org/W2118300947","https://openalex.org/W1973774436","https://openalex.org/W3092420867"],"abstract_inverted_index":{"FPGAs":[0],"are":[1],"a":[2,40,48,63],"great":[3],"platform":[4],"for":[5],"studying":[6],"within-die":[7,44,59,86],"process":[8],"variation":[9,46,61,88],"because":[10],"test":[11,55],"structures":[12],"can":[13,24],"be":[14],"implemented":[15],"in":[16,47,89],"product":[17],"silicon":[18,33],"using":[19],"reconfigurable":[20],"logic.":[21],"This":[22],"approach":[23],"achieve":[25],"very":[26],"high":[27],"coverage":[28],"without":[29],"wasting":[30],"otherwise":[31],"useful":[32],"area.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38,80],"present":[39],"detailed":[41],"analysis":[42],"of":[43,66,84],"delay":[45],"65nm":[49],"FPGA.":[50],"We":[51],"use":[52],"densely":[53],"distributed":[54],"oscillators":[56],"to":[57],"measure":[58],"performance":[60],"across":[62],"large":[64],"sample":[65],"dies,":[67],"and":[68,72],"identify":[69],"both":[70],"random":[71],"spatially":[73],"correlated":[74],"systematic":[75,87],"components":[76],"through":[77],"post-processing.":[78],"Finally,":[79],"evaluate":[81],"the":[82],"benefit":[83],"modeling":[85],"static":[90],"timing":[91],"analysis.":[92]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}