{"id":"https://openalex.org/W2130894801","doi":"https://doi.org/10.1109/isqed.2011.5770805","title":"Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology","display_name":"Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2130894801","doi":"https://doi.org/10.1109/isqed.2011.5770805","mag":"2130894801"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000952630","display_name":"Ajay N. Bhoj","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ajay N. Bhoj","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ - 08544","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000952630"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":5.0343,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.95649172,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6472128629684448},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5977906584739685},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5682613849639893},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5561283826828003},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49750402569770813},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4527868628501892},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.4345252513885498},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3995535373687744},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35020411014556885},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2792891263961792},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1812397539615631},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16224855184555054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11540809273719788}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6472128629684448},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5977906584739685},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5682613849639893},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5561283826828003},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49750402569770813},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4527868628501892},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.4345252513885498},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3995535373687744},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35020411014556885},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2792891263961792},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1812397539615631},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16224855184555054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11540809273719788},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1559796829","https://openalex.org/W1587386427","https://openalex.org/W1599649471","https://openalex.org/W2095596186","https://openalex.org/W2105874609","https://openalex.org/W2120697845","https://openalex.org/W2126039497","https://openalex.org/W2127379962","https://openalex.org/W2131487004","https://openalex.org/W2142994374","https://openalex.org/W2153865810","https://openalex.org/W2160580687","https://openalex.org/W2168096959","https://openalex.org/W4234778178","https://openalex.org/W6635983159","https://openalex.org/W6679205061","https://openalex.org/W6684806245"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2909211499","https://openalex.org/W3119688974","https://openalex.org/W2060067973","https://openalex.org/W4321519815","https://openalex.org/W2762653771","https://openalex.org/W2946075430","https://openalex.org/W1967469573","https://openalex.org/W2285967966"],"abstract_inverted_index":{"Multi-gate":[0],"CMOS":[1],"devices":[2],"promise":[3],"to":[4,22,26,109,129,184,220],"usher":[5],"an":[6,206],"era":[7],"of":[8,50,117,209],"transistors":[9],"with":[10],"good":[11],"electrostatic":[12],"integrity":[13],"at":[14],"the":[15,42,47,179,185],"sub-22nm":[16],"nodes,":[17],"which":[18,104],"makes":[19],"it":[20],"essential":[21],"rethink":[23],"traditional":[24],"approaches":[25],"designing":[27],"low-leakage":[28],"digital":[29],"logic":[30,67,155],"and":[31,57,70,79,162,198,202,214,224],"sequential":[32],"elements":[33],"formerly":[34],"used":[35],"in":[36,75,81,124,127,139,178,182],"high-performance":[37,83,111],"planar":[38],"single-gate":[39],"technologies.":[40],"In":[41],"current":[43],"work,":[44],"we":[45],"explore":[46],"design":[48,93],"space":[49],"symmetric":[51],"(Symm-\u03a6":[52],"<sub":[53,62,99,131,166,194,211,216],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[54,63,100,132,167,195,212,217],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">G</sub>":[55,64,101,133,168,196,213,218],")":[56,65],"asymmetric":[58],"gate":[59],"workfunction":[60],"(Asymm-\u03a6":[61],"FinFET":[66,84],"gates,":[68],"latches,":[69],"flip-flops":[71],"for":[72,149,153],"optimal":[73],"trade-offs":[74],"leakage":[76,120,150],"vs.":[77],"delay":[78],"temperature":[80],"a":[82,140],"technology.":[85],"We":[86],"demonstrate,":[87],"using":[88,164],"mixed-mode":[89],"Sentaurus":[90],"technology":[91],"computer-aided":[92],"(TCAD)":[94],"device":[95],"simulations,":[96],"that":[97,172],"Asymm-\u03a6":[98,165,215],"shorted-gate":[102,134],"n/p-FinFETs,":[103,112],"use":[105],"both":[106],"workfunctions":[107],"corresponding":[108,192],"typical":[110],"yield":[113],"over":[114],"two":[115],"orders":[116],"magnitude":[118],"lower":[119],"without":[121],"excessive":[122],"degradation":[123],"on-state":[125],"current,":[126],"comparison":[128,183],"Symm-\u03a6":[130,193,210],"(SG)":[135],"FinFETs,":[136],"placing":[137],"them":[138],"better":[141],"position":[142],"than":[143],"back-gate":[144],"biased":[145],"independent-gate":[146],"(IG)":[147],"FinFETs":[148,170,219],"reduction.":[151],"Results":[152],"elementary":[154],"gates":[156],"like":[157],"INV,":[158],"NAND2,":[159],"NOR2,":[160],"XOR2,":[161],"XNOR2":[163],"SG-mode":[169],"indicate":[171],"they":[173],"are":[174],"more":[175],"optimally":[176],"located":[177],"leakage-delay":[180],"spectrum":[181],"most":[186],"versatile":[187],"configurations":[188],"possible":[189],"by":[190],"mixing":[191],"SG-":[197],"IG-mode":[199],"FinFETs.":[200],"Latches":[201],"flip-flops,":[203],"however,":[204],"require":[205],"astute":[207],"combination":[208],"optimize":[221],"leakage,":[222],"delay,":[223],"setup":[225],"time":[226],"simultaneously.":[227]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}