{"id":"https://openalex.org/W2104648263","doi":"https://doi.org/10.1109/isqed.2011.5770804","title":"Minimum energy CMOS design with dual subthreshold supply and multiple logic-level gates","display_name":"Minimum energy CMOS design with dual subthreshold supply and multiple logic-level gates","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2104648263","doi":"https://doi.org/10.1109/isqed.2011.5770804","mag":"2104648263"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008735266","display_name":"Kyungseok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kyungseok Kim","raw_affiliation_strings":["Department of ECE, Aubum University, Auburn, AL, USA","Department of ECE, Auburn University, Auburn, AL 36849 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Department of ECE, Auburn University, Auburn, AL 36849 USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Department of ECE, Aubum University, Auburn, AL, USA","Department of ECE, Auburn University, Auburn, AL 36849 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Department of ECE, Auburn University, Auburn, AL 36849 USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7072514891624451},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6314473748207092},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5830463767051697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.55987149477005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5490291118621826},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5381354689598083},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5190118551254272},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4953106939792633},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.4816369116306305},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4815102517604828},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.46444207429885864},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4416438639163971},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.42805105447769165},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.41899752616882324},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3935309052467346},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39142367243766785},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2728411853313446},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2509174346923828},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18021228909492493},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14520567655563354}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7072514891624451},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6314473748207092},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5830463767051697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.55987149477005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5490291118621826},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5381354689598083},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5190118551254272},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4953106939792633},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.4816369116306305},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4815102517604828},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.46444207429885864},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4416438639163971},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.42805105447769165},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.41899752616882324},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3935309052467346},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39142367243766785},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2728411853313446},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2509174346923828},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18021228909492493},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14520567655563354},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2011.5770804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.185.647","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.185.647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/%7Evagrawal/TALKS/ISQED11/isqed2011.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.1374","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.1374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/ISQED11/isqed2011.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1491082069","https://openalex.org/W1542685742","https://openalex.org/W1968803376","https://openalex.org/W1998525920","https://openalex.org/W2018219387","https://openalex.org/W2025647785","https://openalex.org/W2058272898","https://openalex.org/W2058996914","https://openalex.org/W2069345435","https://openalex.org/W2101466451","https://openalex.org/W2103595649","https://openalex.org/W2108410929","https://openalex.org/W2118946420","https://openalex.org/W2121190917","https://openalex.org/W2128748528","https://openalex.org/W2131314867","https://openalex.org/W2142248448","https://openalex.org/W2159501742","https://openalex.org/W2162051978","https://openalex.org/W2169278276","https://openalex.org/W2340171835","https://openalex.org/W2396357457","https://openalex.org/W4247881338","https://openalex.org/W6675374072","https://openalex.org/W6675737334","https://openalex.org/W6704171513"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W3023368799","https://openalex.org/W2580743037","https://openalex.org/W2159448561","https://openalex.org/W127821896","https://openalex.org/W2178512053","https://openalex.org/W6024065","https://openalex.org/W24944685","https://openalex.org/W2350960814"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,38,59,102,117,125],"method":[4],"for":[5,94,140],"minimum":[6],"energy":[7,18,106,142,169],"digital":[8],"CMOS":[9],"circuit":[10],"design":[11,107],"using":[12],"dual":[13,45],"subthresh-old":[14],"supply":[15,40,46,110,128],"voltages.":[16],"Stringent":[17],"budget":[19],"and":[20,83,143,159],"moderate":[21],"speed":[22],"requirements":[23],"of":[24,58,146,156,179],"some":[25],"ultra":[26],"low":[27],"power":[28],"systems":[29],"may":[30],"not":[31,81],"be":[32],"best":[33,176],"satisfied":[34],"just":[35],"by":[36],"scaling":[37],"single":[39,109],"voltage.":[41],"Optimized":[42],"circuits":[43],"with":[44,134],"voltages":[47,68],"provide":[48],"an":[49],"opportunity":[50],"to":[51,132,172],"resolve":[52],"these":[53],"demands.":[54],"The":[55,137],"delay":[56,144],"penalty":[57],"traditional":[60],"level":[61,78],"converter":[62],"is":[63,112],"unacceptably":[64],"high":[65],"when":[66],"the":[67,71,75,114,141,175],"are":[69,80,88,162],"in":[70,113,164],"subthreshold":[72,115],"range.":[73],"In":[74],"present":[76],"work":[77],"converters":[79],"used":[82,89,163],"special":[84],"multiple":[85],"logic-level":[86],"gates":[87,133,148],"only":[90],"when,":[91],"after":[92],"accounting":[93],"their":[95],"cost,":[96],"they":[97],"offer":[98],"advantage.":[99],"Starting":[100],"from":[101],"lowest":[103],"per":[104],"cycle":[105],"whose":[108],"voltage":[111,129],"range,":[116],"new":[118],"mixed":[119],"integer":[120],"linear":[121],"program":[122],"(MILP)":[123],"finds":[124],"second":[126],"lower":[127],"optimally":[130],"assigned":[131],"time":[135],"slack.":[136],"MILP":[138],"accounts":[139],"characteristics":[145],"logic":[147],"interfacing":[149],"two":[150],"different":[151],"signal":[152],"levels.":[153],"New":[154],"types":[155],"linearized":[157],"AND":[158],"OR":[160],"constraints":[161],"this":[165],"MILP.":[166],"We":[167],"show":[168],"saving":[170],"up":[171],"24.5%":[173],"over":[174],"available":[177],"designs":[178],"ISCAS'85":[180],"benchmark":[181],"circuits.":[182]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}