{"id":"https://openalex.org/W2147981126","doi":"https://doi.org/10.1109/isqed.2011.5770794","title":"Redundant via insertion under timing constraints","display_name":"Redundant via insertion under timing constraints","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2147981126","doi":"https://doi.org/10.1109/isqed.2011.5770794","mag":"2147981126"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110710826","display_name":"Chi\u2010Wen Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chi-Wen Pan","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006193680","display_name":"Yu\u2010Min Lee","orcid":"https://orcid.org/0000-0002-4009-924X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Min Lee","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110710826"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6853761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7522760629653931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7028157711029053},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6136391162872314},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.5291847586631775},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4555072784423828},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4457917809486389},{"id":"https://openalex.org/keywords/bipartite-graph","display_name":"Bipartite graph","score":0.4389568865299225},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43692445755004883},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4354325830936432},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.41496020555496216},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36716943979263306},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.3469582200050354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2916203737258911},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1827368140220642},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11078405380249023},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.10922059416770935}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7522760629653931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028157711029053},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6136391162872314},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.5291847586631775},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4555072784423828},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4457917809486389},{"id":"https://openalex.org/C197657726","wikidata":"https://www.wikidata.org/wiki/Q174733","display_name":"Bipartite graph","level":3,"score":0.4389568865299225},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43692445755004883},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4354325830936432},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.41496020555496216},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36716943979263306},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.3469582200050354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2916203737258911},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1827368140220642},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11078405380249023},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.10922059416770935},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1984588379","https://openalex.org/W2075614116","https://openalex.org/W2113677892","https://openalex.org/W2113734214","https://openalex.org/W2138562215","https://openalex.org/W2139653724","https://openalex.org/W2145287211","https://openalex.org/W2158315456","https://openalex.org/W2168578526","https://openalex.org/W3021137177","https://openalex.org/W4245844975","https://openalex.org/W6680712261"],"related_works":["https://openalex.org/W2371352078","https://openalex.org/W2953461625","https://openalex.org/W2077383796","https://openalex.org/W2080136900","https://openalex.org/W2060249924","https://openalex.org/W1516468884","https://openalex.org/W2999799752","https://openalex.org/W2372768926","https://openalex.org/W1604868505","https://openalex.org/W2054458431"],"abstract_inverted_index":{"Redundant":[0],"via":[1,62,71,90,172],"insertion":[2,63,72,91,104,127,173],"is":[3,56,85,93,106],"a":[4,50,96,109],"useful":[5],"technique":[6],"to":[7,45,58],"alleviate":[8],"the":[9,14,25,27,37,60,88,103,120,130,144,152,159,168],"yield":[10],"loss":[11],"and":[12,36,43,87],"elevate":[13],"reliability":[15],"of":[16,30,146,170],"VLSI":[17],"designs.":[18],"While":[19],"extra":[20,126],"vias":[21,139],"are":[22],"inserted":[23],"into":[24,95],"design,":[26],"electronic":[28],"properties":[29],"designed":[31],"circuit":[32,38,81],"might":[33,40],"be":[34,41,46,141],"altered,":[35],"timing":[39,52,75,82,134,145,153,162,176],"changed":[42],"needs":[44],"efficiently":[47],"re-analyzed.":[48],"Therefore,":[49],"fast":[51],"(incremental":[53],"timing)":[54],"analyzer":[55],"required":[57],"assistant":[59],"redundant":[61,70,89,138,171],"procedure.":[64],"This":[65],"work":[66],"develops":[67],"an":[68,78],"efficient":[69],"method":[73,84,131],"under":[74,175],"constraints.":[76],"Firstly,":[77],"effectively":[79],"incremental":[80,161],"analysis":[83,163],"developed,":[86],"task":[92],"transformed":[94],"mixed":[97],"bipartite-conflict":[98],"graph":[99],"matching":[100,113],"problem.":[101],"Then,":[102],"problem":[105],"solved":[107],"by":[108,178],"timing-driven":[110],"minimum":[111],"weighted":[112],"algorithm.":[114],"The":[115],"experimental":[116],"results":[117],"show":[118],"that":[119,147],"developed":[121,160],"algorithm":[122],"can":[123,165],"achieve":[124],"3.2%":[125],"rates":[128],"over":[129,179],"without":[132],"considering":[133],"effects,":[135],"which":[136],"all":[137],"would":[140],"removed":[142],"if":[143],"net":[148],"does":[149],"not":[150],"meet":[151],"requirements,":[154],"in":[155,182],"average.":[156,183],"In":[157],"addition,":[158],"mechanism":[164],"speed":[166],"up":[167],"runtime":[169],"procedure":[174],"constraints":[177],"34":[180],"times":[181]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}