{"id":"https://openalex.org/W2138938873","doi":"https://doi.org/10.1109/isqed.2011.5770793","title":"A novel fine-grain track routing approach for routability and crosstalk optimization","display_name":"A novel fine-grain track routing approach for routability and crosstalk optimization","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2138938873","doi":"https://doi.org/10.1109/isqed.2011.5770793","mag":"2138938873"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006378298","display_name":"Zhongdong Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongdong Qi","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010082863","display_name":"Yanming Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanming Jia","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033374865","display_name":"Zhuoyuan Li","orcid":"https://orcid.org/0000-0001-6105-6540"},"institutions":[{"id":"https://openalex.org/I4210126997","display_name":"Software and Engineering Associates (United States)","ror":"https://ror.org/03qt0ma29","country_code":"US","type":"company","lineage":["https://openalex.org/I4210126997"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhuoyuan Li","raw_affiliation_strings":["Magma Design-Automation, Inc., San Jose, CA, USA","Magma Design Automation Inc., 1650 Technology Dr, San Jose, CA 95110, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Magma Design-Automation, Inc., San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation Inc., 1650 Technology Dr, San Jose, CA 95110, USA","institution_ids":["https://openalex.org/I4210126997"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058812423","display_name":"Hailong Yao","orcid":"https://orcid.org/0000-0002-8750-3086"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Yao","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University Beijing 100084, P.R. China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6733764410018921},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6510849595069885},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5960814356803894},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5647408962249756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5523508191108704},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5320967435836792},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5273279547691345},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4825155436992645},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4814819097518921},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4652937650680542},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.42621174454689026},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42010512948036194},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3386463522911072},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3241862952709198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2939342260360718},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2421298623085022},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21874499320983887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21788212656974792},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21588462591171265},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1128382682800293}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6733764410018921},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6510849595069885},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5960814356803894},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5647408962249756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5523508191108704},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5320967435836792},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5273279547691345},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4825155436992645},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4814819097518921},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4652937650680542},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.42621174454689026},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42010512948036194},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3386463522911072},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3241862952709198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2939342260360718},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2421298623085022},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21874499320983887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21788212656974792},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21588462591171265},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1128382682800293},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W196877078","https://openalex.org/W1498816834","https://openalex.org/W1872279412","https://openalex.org/W1913799330","https://openalex.org/W1998626486","https://openalex.org/W2023051081","https://openalex.org/W2042823102","https://openalex.org/W2097371076","https://openalex.org/W2098864989","https://openalex.org/W2103241566","https://openalex.org/W2115602380","https://openalex.org/W2115734116","https://openalex.org/W2119215194","https://openalex.org/W2119546707","https://openalex.org/W2129736362","https://openalex.org/W2154308245","https://openalex.org/W2175199451","https://openalex.org/W2175304030","https://openalex.org/W2467020497","https://openalex.org/W2473915290","https://openalex.org/W2491954325","https://openalex.org/W4244849466","https://openalex.org/W4255326129","https://openalex.org/W6640101809","https://openalex.org/W6677823816","https://openalex.org/W6677912099","https://openalex.org/W6719457532"],"related_works":["https://openalex.org/W2130626635","https://openalex.org/W2743305891","https://openalex.org/W2171793444","https://openalex.org/W4250593837","https://openalex.org/W3173072440","https://openalex.org/W2081591578","https://openalex.org/W3152386622","https://openalex.org/W2110346573","https://openalex.org/W3002779172","https://openalex.org/W4280560843"],"abstract_inverted_index":{"As":[0],"chip":[1],"design":[2,23],"complexity":[3],"scales,":[4],"completing":[5],"routes":[6],"of":[7,22,71,106],"all":[8],"nets":[9],"has":[10],"become":[11],"a":[12,37,55],"tough":[13],"work":[14],"under":[15],"limited":[16],"routing":[17,41,75,100],"resources":[18],"and":[19,27,46,74,84,97,108],"increasing":[20],"number":[21],"rules.":[24],"Besides,":[25],"wirelength":[26,73,107],"crosstalk":[28,116],"greatly":[29],"affect":[30],"the":[31,67],"chip's":[32],"performance.":[33],"This":[34],"paper":[35],"presents":[36],"novel":[38],"fine-grain":[39,57],"track":[40,50],"approach":[42],"to":[43,89],"optimize":[44,90],"routability":[45],"crosstalk.":[47,92],"The":[48],"proposed":[49,88],"router":[51],"is":[52],"performed":[53],"in":[54,69],"GRC-by-GRC":[56],"manner,":[58],"which,":[59],"along":[60],"with":[61,103],"efficient":[62],"cost":[63],"metrics,":[64],"significantly":[65],"improves":[66],"QOR":[68],"terms":[70],"total":[72,109],"completion":[76,101],"rate.":[77],"Heuristic":[78],"approaches":[79],"including":[80],"dummy":[81],"obstacle":[82],"insertion":[83],"net":[85],"jogging":[86],"are":[87,95],"capacitive":[91],"Experimental":[93],"results":[94],"promising":[96],"show":[98],"100%":[99],"rate":[102],"significant":[104],"reduction":[105],"coupling":[110],"capacitance,":[111],"as":[112,114],"well":[113],"no":[115],"violations.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}