{"id":"https://openalex.org/W2134110637","doi":"https://doi.org/10.1109/isqed.2011.5770767","title":"Efficient nanoscale VLSI standard cell library characterization using a novel delay model","display_name":"Efficient nanoscale VLSI standard cell library characterization using a novel delay model","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2134110637","doi":"https://doi.org/10.1109/isqed.2011.5770767","mag":"2134110637"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026474122","display_name":"Sandeep Miryala","orcid":"https://orcid.org/0000-0003-1277-1745"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sandeep Miryala","raw_affiliation_strings":["Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060678180","display_name":"Baljit Kaur","orcid":"https://orcid.org/0000-0002-4820-2336"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Baljit Kaur","raw_affiliation_strings":["Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bulusu Anand","raw_affiliation_strings":["Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059645325","display_name":"S. K. Manhas","orcid":"https://orcid.org/0000-0003-3360-9683"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sanjeev Manhas","raw_affiliation_strings":["Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Department of Electronics and Computer Engineering; Indian Institute of Technology Roorkee; Roorkee India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":1.79,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.84812512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5612958073616028},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5560299754142761},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.493659108877182},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44416049122810364},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4212706983089447},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2594311535358429},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.25706249475479126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1214204728603363}],"concepts":[{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5612958073616028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5560299754142761},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.493659108877182},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44416049122810364},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4212706983089447},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2594311535358429},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.25706249475479126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1214204728603363},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W600310561","https://openalex.org/W2055510065","https://openalex.org/W2088115909","https://openalex.org/W2161300695","https://openalex.org/W2164962741"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2072989701","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W1986774039","https://openalex.org/W2050511294","https://openalex.org/W2118321428"],"abstract_inverted_index":{"Accurate":[0],"estimation":[1],"of":[2,41,54,111,127,132,163,174,198],"delays":[3],"in":[4,24,98,113,145],"Static":[5],"Timing":[6],"Analysis":[7],"(STA)":[8],"using":[9,190],"Non":[10],"Linear":[11],"Delay":[12],"Model":[13],"(NLDM)":[14],"based":[15,32],"Look":[16],"Up":[17],"Table":[18],"(LUT)":[19],"is":[20,152,193],"a":[21,71,89,130],"major":[22],"challenge":[23],"nanometer":[25],"range":[26],"VLSI":[27],"circuits.":[28],"Issues":[29],"with":[30,103,158],"NLDM":[31],"LUT":[33],"are":[34],"mostly":[35],"due":[36],"to":[37,56,74,155,171],"the":[38,51,114,120,150,161,179,187,199],"arbitrary":[39],"choice":[40],"input":[42],"signal":[43],"transition":[44],"time":[45,80],"trinand":[46],"load":[47],"capacitance":[48],"(Cl)":[49],"and":[50,87,91,124,148],"large":[52],"number":[53],"simulations":[55,177],"be":[57,156],"performed":[58],"for":[59],"characterizing":[60],"an":[61],"entire":[62],"standard":[63,76,180],"cell":[64,77,181],"library.":[65],"In":[66],"this":[67,83,164],"paper,":[68],"we":[69,85],"present":[70],"systematic":[72],"method":[73,151],"reduce":[75],"library":[78,182],"characterization":[79],"significantly.":[81],"For":[82],"purpose":[84],"propose":[86],"use":[88,141],"simple":[90],"physically":[92],"reasonable":[93],"logic":[94,135],"gate":[95],"delay":[96,100,121,188,200],"model":[97,122,166],"which":[99],"varies":[101],"linearly":[102],"Cland":[104],"trin.":[105],"We":[106,118,138,168,184],"also":[107],"determine":[108],"its":[109,125],"region":[110,126],"validity":[112,128],"(Cl,":[115],"trin)":[116],"space.":[117],"express":[119],"coefficients":[123],"as":[129,194,196],"function":[131],"inverter":[133],"(or":[134],"gate)":[136],"size.":[137],"do":[139],"not":[140],"device":[142],"current/capacitance":[143],"models":[144],"our":[146,191],"work":[147],"hence":[149],"general":[153],"enough":[154],"used":[157],"scaling.":[159],"With":[160],"help":[162],"new":[165],"proposed,":[167],"were":[169],"able":[170],"save":[172],"approximately":[173],"51%":[175],"SPICE":[176],"during":[178],"characterization.":[183],"observe":[185],"that":[186,197],"obtained":[189,201],"LUTs":[192],"accurate":[195],"through":[202],"traditional":[203],"LUTs.":[204]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}