{"id":"https://openalex.org/W2143750673","doi":"https://doi.org/10.1109/isqed.2011.5770762","title":"A sensitivity-aware methodology to improve cell layouts for DFM guidelines","display_name":"A sensitivity-aware methodology to improve cell layouts for DFM guidelines","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2143750673","doi":"https://doi.org/10.1109/isqed.2011.5770762","mag":"2143750673"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063108320","display_name":"Savithri Sundareswaran","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Savithri Sundareswaran","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA",", Freescale Semiconductor, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":", Freescale Semiconductor, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018463209","display_name":"Robert L. Maziasz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Maziasz","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA",", Freescale Semiconductor, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":", Freescale Semiconductor, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055275579","display_name":"Vladimir Rozenfeld","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vladimir Rozenfeld","raw_affiliation_strings":["Freescale Semiconductor, Inc., Moscow, Russia","Freescale Semiconductor, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Moscow, Russia","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Moscow, Russia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026823859","display_name":"Mikhail Sotnikov","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mikhail Sotnikov","raw_affiliation_strings":["Freescale Semiconductor, Inc., Moscow, Russia","Freescale Semiconductor, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Moscow, Russia","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Moscow, Russia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006831577","display_name":"Mukhanov Konstantin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mukhanov Konstantin","raw_affiliation_strings":["Freescale Semiconductor, Inc., Moscow, Russia","Freescale Semiconductor, Moscow, Russia"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Moscow, Russia","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor, Moscow, Russia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5063108320"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3248,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83261446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9787184000015259},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6830727458000183},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.6476413011550903},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5933138132095337},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5709059238433838},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5600101351737976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5345776081085205},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4923793077468872},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43592381477355957},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3307763934135437},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26947465538978577},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1748965084552765},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17067909240722656},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11262878775596619},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.0733957290649414},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.06556981801986694}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9787184000015259},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6830727458000183},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.6476413011550903},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5933138132095337},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5709059238433838},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5600101351737976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5345776081085205},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4923793077468872},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43592381477355957},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3307763934135437},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26947465538978577},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1748965084552765},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17067909240722656},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11262878775596619},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0733957290649414},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.06556981801986694},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1964717457","https://openalex.org/W1968343745","https://openalex.org/W2063485054","https://openalex.org/W2086283332","https://openalex.org/W2100344939","https://openalex.org/W2106877574","https://openalex.org/W2114336500","https://openalex.org/W2134075833","https://openalex.org/W2142436896","https://openalex.org/W2157516633","https://openalex.org/W6674862444"],"related_works":["https://openalex.org/W1979360617","https://openalex.org/W2975406511","https://openalex.org/W2341392992","https://openalex.org/W2143750673","https://openalex.org/W2388589331","https://openalex.org/W2520621519","https://openalex.org/W2366713167","https://openalex.org/W2023781639","https://openalex.org/W2997716136","https://openalex.org/W3146205511"],"abstract_inverted_index":{"Standard":[0],"cells":[1,14,62,88,143],"are":[2,101,119,151],"basic":[3],"building":[4],"blocks,":[5],"crucial":[6],"for":[7,98],"digital":[8],"designs.":[9],"Manufacturability":[10],"improvements":[11,150],"in":[12,21,46,50,125,128,141],"standard":[13,61],"have":[15],"huge":[16],"leverage,":[17],"returning":[18],"big":[19],"benefits":[20,35],"yield":[22],"and":[23,71,89,158],"performance":[24,75],"to":[25,42,59,65,79,84],"all":[26],"designs":[27],"which":[28],"may":[29],"use":[30],"them.":[31],"Most":[32],"of":[33,73],"the":[34,47,51,86,90,105,109,113,138,142,155],"can":[36],"be":[37],"obtained":[38,152],"by":[39,144],"making":[40],"changes":[41,97],"relatively":[43],"few":[44],"transistors":[45,92,107],"cell,":[48],"early":[49],"design":[52],"cycle.":[53],"This":[54],"paper":[55],"presents":[56],"a":[57,129],"methodology":[58,115,135],"make":[60],"more":[63],"robust":[64],"manufacturing":[66],"variations":[67],"using":[68,112],"DFM":[69,99],"guidelines":[70,100],"knowledge":[72],"circuit":[74],"sensitivity.":[76],"Sensitivity":[77],"analysis":[78],"variation":[80],"parameters":[81],"is":[82],"performed":[83,102],"determine":[85],"critical":[87,91],"within":[93,108],"those":[94],"cells.":[95,110],"Layout":[96],"selectively":[103],"on":[104],"sensitive":[106],"Results":[111],"proposed":[114,134],"shows":[116],"that":[117],"there":[118],"as":[120,122,145,147],"much":[121,146],"~2X":[123],"improvement":[124],"DFM-violation":[126],"score":[127],"45nm":[130],"technology":[131],"library.":[132],"The":[133],"also":[136],"reduces":[137],"total-net":[139],"capacitance":[140],"~2%.":[148],"These":[149],"without":[153],"penalizing":[154],"cell":[156,159],"area":[157],"pin-outs.":[160]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}