{"id":"https://openalex.org/W2157450882","doi":"https://doi.org/10.1109/isqed.2011.5770744","title":"Block-basis on-line BIST architecture for embedded SRAM using wordline and bitcell voltage optimal control","display_name":"Block-basis on-line BIST architecture for embedded SRAM using wordline and bitcell voltage optimal control","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2157450882","doi":"https://doi.org/10.1109/isqed.2011.5770744","mag":"2157450882"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051165982","display_name":"Masahiro Yoshikawa","orcid":"https://orcid.org/0000-0002-3682-9713"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masahiro Yoshikawa","raw_affiliation_strings":["Kobe University, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111719492","display_name":"Shunsuke Okumura","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shunsuke Okumura","raw_affiliation_strings":["Kobe University, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103590982","display_name":"Yohei Nakata","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yohei Nakata","raw_affiliation_strings":["Kobe University, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049684285","display_name":"Yuki Kagiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuki Kagiyama","raw_affiliation_strings":["Kobe University, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052940529","display_name":"Hiroshi Kawaguchi","orcid":"https://orcid.org/0000-0001-8677-4733"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Kawaguchi","raw_affiliation_strings":["Kobe University, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110454295","display_name":"Masahiko Yoshimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiko Yoshimoto","raw_affiliation_strings":["Kobe University, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Japan","institution_ids":["https://openalex.org/I65837984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5051165982"],"corresponding_institution_ids":["https://openalex.org/I65837984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17352296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9141567349433899},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.61188805103302},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5760208368301392},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5741147398948669},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5610499382019043},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5586463212966919},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5545917749404907},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5523965954780579},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5488846302032471},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49642878770828247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46465960144996643},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.434330552816391},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3692660331726074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32225558161735535},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22038865089416504},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.0876360833644867}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9141567349433899},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.61188805103302},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5760208368301392},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5741147398948669},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5610499382019043},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5586463212966919},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5545917749404907},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5523965954780579},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5488846302032471},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49642878770828247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46465960144996643},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.434330552816391},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3692660331726074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32225558161735535},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22038865089416504},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0876360833644867},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2025438126","https://openalex.org/W2032756239","https://openalex.org/W2112214579","https://openalex.org/W2122073851","https://openalex.org/W2134822007","https://openalex.org/W2139254411","https://openalex.org/W2143218434","https://openalex.org/W2150068225","https://openalex.org/W2151370445","https://openalex.org/W2156773710","https://openalex.org/W2164333395","https://openalex.org/W6679523228","https://openalex.org/W6681137795","https://openalex.org/W6731308877"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W3211992815","https://openalex.org/W2119025037"],"abstract_inverted_index":{"A":[0,169],"system":[1],"on":[2,19],"a":[3,44,65,89,93,151,182],"chip":[4,21,33,75],"(SoC)":[5],"is":[6,37,130,143,147,191],"becoming":[7],"smaller":[8],"and":[9,79,99,104,123,127,186],"denser.":[10],"Shrinking":[11],"transistor":[12],"size":[13],"facilitates":[14],"the":[15,20,31,121,138,156,165,177],"integration":[16],"of":[17],"functionality":[18,42],"operating":[22],"at":[23],"low":[24],"supply":[25,118],"voltage,":[26],"although":[27],"this":[28,85],"trend":[29],"lowers":[30],"silicon":[32],"reliability.":[34],"Nevertheless,":[35],"it":[36],"necessary":[38],"to":[39,150],"maintain":[40,74],"complete":[41],"during":[43],"long":[45],"duration,":[46],"even":[47],"under":[48],"changing":[49],"environments":[50],"such":[51],"as":[52,64,68],"temperature":[53,59],"fluctuation":[54],"and/or":[55],"device":[56],"wearout:":[57],"Bias":[58],"instability":[60],"must":[61],"be":[62],"considered":[63],"time-varying":[66],"parameter":[67],"well.":[69],"Consequently,":[70],"techniques":[71],"that":[72,96,135],"can":[73,97,154],"reliability":[76],"with":[77,92,158,176,181],"self-diagnosis":[78],"self-repair":[80],"capabilities":[81],"are":[82],"required.":[83],"In":[84],"paper,":[86],"we":[87],"propose":[88],"dependable":[90],"SRAM":[91,110,157,175],"built-in":[94],"self-test":[95],"diagnose":[98],"repair":[100,128],"itself":[101],"using":[102],"wordline":[103],"bitcell":[105],"voltage":[106],"control.":[107],"The":[108,140,188],"proposed":[109],"comprises":[111],"memory":[112,166],"blocks;":[113],"each":[114],"block":[115],"has":[116],"independent":[117],"voltages":[119],"for":[120,133],"wordlines":[122],"bitcells.":[124],"This":[125],"diagnosis":[126],"scheme":[129],"especially":[131],"effective":[132],"faults":[134],"occur":[136],"in":[137,164],"field.":[139],"self-testing":[141],"capability":[142],"available":[144],"on-line.":[145],"It":[146],"completely":[148],"transparent":[149],"user,":[152],"who":[153],"use":[155],"no":[159],"modification":[160],"or":[161],"speed":[162],"degradation":[163],"access":[167],"protocol.":[168],"1-Mb":[170],"(64-Kb":[171],"\u00d7":[172],"16":[173],"blocks)":[174],"BIST":[178],"was":[179],"fabricated":[180],"65-nm":[183],"CMOS":[184],"process":[185],"verified.":[187],"area":[189],"overhead":[190],"2.8%.":[192]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}