{"id":"https://openalex.org/W2159381165","doi":"https://doi.org/10.1109/isqed.2011.5770739","title":"On evaluating signal selection algorithms for post-silicon debug","display_name":"On evaluating signal selection algorithms for post-silicon debug","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2159381165","doi":"https://doi.org/10.1109/isqed.2011.5770739","mag":"2159381165"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025451600"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.2668,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89271738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"15","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.858077347278595},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.7935417890548706},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7054482698440552},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.696086049079895},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5790805816650391},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.574709951877594},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5491873025894165},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.47863641381263733},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4478060007095337},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4458763599395752},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4458073079586029},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44521787762641907},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3939518332481384},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3884213864803314},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3527812361717224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1919516921043396},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11982026696205139},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09844043850898743},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07061225175857544}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.858077347278595},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.7935417890548706},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7054482698440552},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.696086049079895},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5790805816650391},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.574709951877594},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5491873025894165},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.47863641381263733},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4478060007095337},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4458763599395752},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4458073079586029},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44521787762641907},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3939518332481384},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3884213864803314},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3527812361717224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1919516921043396},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11982026696205139},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09844043850898743},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07061225175857544},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977375970","https://openalex.org/W2088256110","https://openalex.org/W2109602825","https://openalex.org/W2112423443","https://openalex.org/W2120263045","https://openalex.org/W2129547250","https://openalex.org/W2132894060","https://openalex.org/W2141261568","https://openalex.org/W2159004509","https://openalex.org/W2168040632","https://openalex.org/W4240143320","https://openalex.org/W6644658493"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2543101158","https://openalex.org/W1569638199","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2136854845"],"abstract_inverted_index":{"Post-silicon":[0],"debug":[1,73],"is":[2],"becoming":[3],"an":[4],"increasingly":[5],"important":[6],"part":[7],"of":[8,39,47,69,81,93,112],"the":[9,37,53,67,78,109,113],"integrated":[10],"circuit":[11,114],"design":[12],"flow.":[13],"The":[14,45],"cost":[15],"and":[16,120],"time":[17],"required":[18],"to":[19,28,35,65,107,123],"validate":[20],"a":[21,63,100],"fabricated":[22],"chip":[23,43],"has":[24],"motivated":[25],"many":[26],"designers":[27],"include":[29],"trace":[30,49],"buffers":[31,50],"in":[32],"their":[33],"designs":[34],"record":[36],"value":[38],"key":[40],"signals":[41,54],"during":[42],"operation.":[44],"effectiveness":[46,68],"these":[48],"depends":[51],"on":[52,99],"selected":[55],"for":[56],"observation.":[57],"In":[58],"this":[59,75,91,122,130],"paper,":[60],"we":[61],"present":[62],"metric":[64,76,98],"evaluate":[66],"such":[70],"post":[71],"silicon":[72],"solutions;":[74],"quantifies":[77],"expected":[79],"number":[80],"system":[82],"states":[83],"that":[84],"can":[85],"be":[86],"\"ruled":[87],"out\"":[88],"by":[89,116],"observing":[90],"set":[92],"signals.":[94],"We":[95],"apply":[96],"our":[97,124],"previous":[101],"signal":[102],"selection":[103],"technique":[104],"which":[105,127],"aims":[106],"minimize":[108],"state":[110],"space":[111],"indirectly":[115],"reconstructing":[117],"additional":[118],"signals,":[119],"compare":[121],"own":[125],"algorithm":[126],"directly":[128],"minimizes":[129],"objective.":[131]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}