{"id":"https://openalex.org/W2150188392","doi":"https://doi.org/10.1109/isqed.2011.5770735","title":"Optimizing simulated annealing on GPU: A case study with IC floorplanning","display_name":"Optimizing simulated annealing on GPU: A case study with IC floorplanning","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2150188392","doi":"https://doi.org/10.1109/isqed.2011.5770735","mag":"2150188392"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770735","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068364079","display_name":"Yiding Han","orcid":"https://orcid.org/0000-0003-3143-2458"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiding Han","raw_affiliation_strings":["Electrical and Computer Engineering, Utah State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885938","display_name":"Sanghamitra Roy","orcid":"https://orcid.org/0000-0002-3927-1612"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanghamitra Roy","raw_affiliation_strings":["Electrical and Computer Engineering, Utah State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101594477","display_name":"Koushik Chakraborty","orcid":"https://orcid.org/0000-0003-0228-2737"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koushik Chakraborty","raw_affiliation_strings":["Electrical and Computer Engineering, Utah State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University, USA","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6218,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85747026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.949668288230896},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.8518582582473755},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8269226551055908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8056343793869019},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7812533378601074},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.49756553769111633},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.47286176681518555},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43628543615341187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13272437453269958},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1007697582244873}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.949668288230896},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.8518582582473755},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8269226551055908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8056343793869019},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7812533378601074},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.49756553769111633},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.47286176681518555},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43628543615341187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13272437453269958},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1007697582244873}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770735","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770735","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1975338463","https://openalex.org/W1988222220","https://openalex.org/W2003407832","https://openalex.org/W2008283823","https://openalex.org/W2045044333","https://openalex.org/W2062052521","https://openalex.org/W2074140323","https://openalex.org/W2100112610","https://openalex.org/W2100740271","https://openalex.org/W2109826730","https://openalex.org/W2114772983","https://openalex.org/W2133250872","https://openalex.org/W2148777220","https://openalex.org/W2150770193","https://openalex.org/W2162877164","https://openalex.org/W2163190884","https://openalex.org/W2171115678","https://openalex.org/W4230697127","https://openalex.org/W4247345144","https://openalex.org/W4248596413","https://openalex.org/W6652524698","https://openalex.org/W6684332989"],"related_works":["https://openalex.org/W4256007160","https://openalex.org/W2094042791","https://openalex.org/W2099629705","https://openalex.org/W3153286430","https://openalex.org/W4205135025","https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W1535529518","https://openalex.org/W2117901445"],"abstract_inverted_index":{"In":[0],"this":[1,67],"paper,":[2],"we":[3,52],"propose":[4,40],"a":[5,37,41,57,82],"novel":[6],"floorplanning":[7],"algorithm":[8,68],"based":[9],"on":[10,13,56,69],"simulated":[11],"annealing":[12,16],"GPUs.":[14,70],"Simulated":[15],"is":[17],"an":[18],"inherently":[19],"sequential":[20,74],"algorithm,":[21,75],"far":[22],"from":[23],"the":[24,47,73],"typical":[25],"programs":[26],"suitable":[27],"for":[28,66,81],"Single":[29],"Instruction":[30],"Multiple":[31],"Data":[32],"(SIMD)":[33],"style":[34],"concurrency":[35],"in":[36],"GPU.":[38],"We":[39,60],"fundamentally":[42],"different":[43],"approach":[44],"of":[45,84],"exploring":[46],"floorplan":[48],"solution":[49,94],"space,":[50],"where":[51],"evaluate":[53],"concurrent":[54],"moves":[55],"given":[58],"floorplan.":[59],"illustrate":[61],"several":[62],"performance":[63],"optimization":[64],"techniques":[65,77],"Compared":[71],"to":[72],"our":[76],"achieve":[78],"6-160X":[79],"speedup":[80],"range":[83],"MCNC":[85],"and":[86],"GSRC":[87],"benchmarks,":[88],"while":[89],"delivering":[90],"comparable":[91],"or":[92],"better":[93],"quality.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}