{"id":"https://openalex.org/W2153007772","doi":"https://doi.org/10.1109/isqed.2011.5770732","title":"Enhancement of incremental design for FPGAs using circuit similarity","display_name":"Enhancement of incremental design for FPGAs using circuit similarity","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2153007772","doi":"https://doi.org/10.1109/isqed.2011.5770732","mag":"2153007772"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075521534","display_name":"Xiaoyu Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Xiaoyu Shi","raw_affiliation_strings":["Department of Computing Science, University of Alberta, Canada","Department of computing science, university of alberta, canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computing Science, University of Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Department of computing science, university of alberta, canada#TAB#","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064615338","display_name":"Dahua Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Dahua Zeng","raw_affiliation_strings":["Department of Computing Science, University of Alberta, Canada","Department of computing science, university of alberta, canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computing Science, University of Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Department of computing science, university of alberta, canada#TAB#","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100721274","display_name":"Yu Hen Hu","orcid":"https://orcid.org/0000-0003-3427-0677"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu Hu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Canada","Department of Electrical and Computer Engineering, University of Alberta, , Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, , Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089344475","display_name":"Guohui Lin","orcid":"https://orcid.org/0000-0003-4283-3396"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guohui Lin","raw_affiliation_strings":["Department of Computing Science, University of Alberta, Canada","Department of computing science, university of alberta, canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computing Science, University of Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Department of computing science, university of alberta, canada#TAB#","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053745515","display_name":"Osmar R. Za\u0131\u0308ane","orcid":"https://orcid.org/0000-0002-0060-5988"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Osmar R. Zaiane","raw_affiliation_strings":["Department of Computing Science, University of Alberta, Canada","Department of computing science, university of alberta, canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computing Science, University of Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Department of computing science, university of alberta, canada#TAB#","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5075521534"],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":0.5403,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7274972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.996301531791687},{"id":"https://openalex.org/keywords/similarity","display_name":"Similarity (geometry)","score":0.7537754774093628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7063342332839966},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5511087775230408},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5254896283149719},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5209944844245911},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5177494883537292},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5003190040588379},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4896000027656555},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48837798833847046},{"id":"https://openalex.org/keywords/plug-in","display_name":"Plug-in","score":0.4602334499359131},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4562148153781891},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4252646565437317},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4189566671848297},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3905859589576721},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3759928345680237},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.34863585233688354},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32333898544311523},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27436792850494385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2183498740196228},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.19630327820777893},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17203068733215332},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16202181577682495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10369586944580078},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09232041239738464},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.07000482082366943}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.996301531791687},{"id":"https://openalex.org/C103278499","wikidata":"https://www.wikidata.org/wiki/Q254465","display_name":"Similarity (geometry)","level":3,"score":0.7537754774093628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7063342332839966},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5511087775230408},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5254896283149719},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5209944844245911},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5177494883537292},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5003190040588379},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4896000027656555},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48837798833847046},{"id":"https://openalex.org/C4924752","wikidata":"https://www.wikidata.org/wiki/Q184148","display_name":"Plug-in","level":2,"score":0.4602334499359131},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4562148153781891},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4252646565437317},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4189566671848297},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3905859589576721},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3759928345680237},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.34863585233688354},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32333898544311523},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27436792850494385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2183498740196228},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.19630327820777893},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17203068733215332},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16202181577682495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10369586944580078},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09232041239738464},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.07000482082366943},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2011.5770732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.6921","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.6921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.ualberta.ca/%7Ezaiane/postscript/ISQED11.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1513427694","https://openalex.org/W1612810659","https://openalex.org/W1963951527","https://openalex.org/W1965259933","https://openalex.org/W1968704626","https://openalex.org/W1993932586","https://openalex.org/W2042813319","https://openalex.org/W2043964180","https://openalex.org/W2071910845","https://openalex.org/W2076489945","https://openalex.org/W2113367658","https://openalex.org/W2115118594","https://openalex.org/W2117831564","https://openalex.org/W2123702808","https://openalex.org/W2124637492","https://openalex.org/W2139637699","https://openalex.org/W2145601734","https://openalex.org/W2156543375","https://openalex.org/W2159283907","https://openalex.org/W2162551958","https://openalex.org/W2163027960","https://openalex.org/W3145128584","https://openalex.org/W4372046852","https://openalex.org/W6630457357","https://openalex.org/W6636505876","https://openalex.org/W6677037777","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W2130825721","https://openalex.org/W2059633553","https://openalex.org/W2153007772","https://openalex.org/W4287685600","https://openalex.org/W2160521563","https://openalex.org/W2146286671","https://openalex.org/W3080940989","https://openalex.org/W4206210640","https://openalex.org/W1913006662"],"abstract_inverted_index":{"This":[0,86],"paper":[1],"presents":[2],"an":[3,23],"efficient":[4],"algorithm":[5,21],"to":[6,50,59,89,136],"detect":[7],"the":[8,17,33,39,52,61,64,68,77,83,90,115,120,132,138,147,150,154,158,161],"global":[9],"topological":[10,100],"similarity":[11,20,62,110,156],"between":[12,63,157],"two":[13],"circuits.":[14],"By":[15],"applying":[16],"proposed":[18,133],"circuit":[19,31,109,155],"in":[22,38],"incremental":[24,124],"design":[25,29,34,41,54,92],"flow,":[26],"IDUCS":[27,56,103,134],"(incremental":[28],"using":[30],"similarity),":[32],"and":[35,46,67,79,98,112,153,160,178,185],"optimization":[36],"effort":[37],"previous":[40],"iterations":[42],"is":[43,57,87,172],"automatically":[44],"captured":[45],"can":[47],"be":[48],"used":[49],"guide":[51],"next":[53],"iteration.":[55],"able":[58],"identify":[60],"original":[65,84,151,159],"netlist":[66,144,152],"modified":[69,162],"one":[70],"with":[71,181],"aggressive":[72],"resynthesis,":[73],"which":[74],"might":[75],"destroy":[76],"naming":[78,97],"local":[80,99],"structures":[81],"of":[82,123,149],"netlist.":[85],"superior":[88],"existing":[91],"preservation":[93],"approaches":[94],"such":[95],"as":[96],"matching.":[101],"Furthermore,":[102],"simply":[104],"inserts":[105],"a":[106,127,141],"plugin":[107],"for":[108,140],"detection,":[111],"therefore":[113],"preserves":[114],"\u201cpush-button\u201d":[116],"feature,":[117],"significantly":[118],"simplifying":[119],"engineering":[121],"complexity":[122],"tasks.":[125],"As":[126],"case":[128],"study,":[129],"we":[130],"perform":[131],"process":[135],"generate":[137],"placement":[139,148,171],"logically":[142],"resynthesized":[143],"based":[145],"on":[146],"logic-level":[163],"netlists.":[164],"The":[165],"experimental":[166],"results":[167],"show":[168],"our":[169],"IDUCS-based":[170],"28X":[173],"faster":[174],"than":[175],"versatile":[176],"place":[177],"route":[179],"(VPR)":[180],"comparable":[182],"wire":[183],"length":[184],"estimated":[186],"critical":[187],"delay.":[188]},"counts_by_year":[{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}