{"id":"https://openalex.org/W2122127201","doi":"https://doi.org/10.1109/isqed.2011.5770727","title":"Integrated circuit-architectural framework for PSN aware floorplanning in microprocessors","display_name":"Integrated circuit-architectural framework for PSN aware floorplanning in microprocessors","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2122127201","doi":"https://doi.org/10.1109/isqed.2011.5770727","mag":"2122127201"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022275652","display_name":"Mandar Padmawar","orcid":null},"institutions":[{"id":"https://openalex.org/I4388482706","display_name":"ARES (United States)","ror":"https://ror.org/03pnvey90","country_code":null,"type":"company","lineage":["https://openalex.org/I4388482706"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mandar Padmawar","raw_affiliation_strings":["AES Corporation, Peabody, MA, USA","AES Corporation, Peabody, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AES Corporation, Peabody, MA, USA","institution_ids":["https://openalex.org/I4388482706"]},{"raw_affiliation_string":"AES Corporation, Peabody, MA","institution_ids":["https://openalex.org/I4388482706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885938","display_name":"Sanghamitra Roy","orcid":"https://orcid.org/0000-0002-3927-1612"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanghamitra Roy","raw_affiliation_strings":["Electrical and Computer Engineering, Utah State University, USA","Electrical and Computer Engineering, Utah State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101594477","display_name":"Koushik Chakraborty","orcid":"https://orcid.org/0000-0003-0228-2737"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koushik Chakraborty","raw_affiliation_strings":["Electrical and Computer Engineering, Utah State University, USA","Electrical and Computer Engineering, Utah State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Utah State University","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.14936484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8221194744110107},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7218753099441528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6937246322631836},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5254387259483337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48261556029319763},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44523343443870544},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4368334114551544},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4357350468635559},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4126836359500885},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4006080627441406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17729347944259644},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07788071036338806}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8221194744110107},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7218753099441528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6937246322631836},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5254387259483337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48261556029319763},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44523343443870544},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4368334114551544},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4357350468635559},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4126836359500885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4006080627441406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17729347944259644},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07788071036338806},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2011.5770727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1971259734","https://openalex.org/W2021411243","https://openalex.org/W2037037356","https://openalex.org/W2075400577","https://openalex.org/W2100740271","https://openalex.org/W2101360724","https://openalex.org/W2102315438","https://openalex.org/W2102727118","https://openalex.org/W2103306204","https://openalex.org/W2105669255","https://openalex.org/W2107493680","https://openalex.org/W2120635877","https://openalex.org/W2123421819","https://openalex.org/W2126148590","https://openalex.org/W2126230393","https://openalex.org/W2134980804","https://openalex.org/W2136358791","https://openalex.org/W2138351227","https://openalex.org/W2140000007","https://openalex.org/W2147126729","https://openalex.org/W2147599221","https://openalex.org/W2152165066","https://openalex.org/W2157080063","https://openalex.org/W2158049752","https://openalex.org/W2160055399","https://openalex.org/W2163263638","https://openalex.org/W2164979652","https://openalex.org/W2167232953","https://openalex.org/W3140903683","https://openalex.org/W4244484260","https://openalex.org/W4250158067","https://openalex.org/W4253029824","https://openalex.org/W4253369885","https://openalex.org/W6675438776","https://openalex.org/W6678748267","https://openalex.org/W6680321542","https://openalex.org/W6684105977","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2106366463","https://openalex.org/W2151851440","https://openalex.org/W2078100540","https://openalex.org/W3148881121","https://openalex.org/W2005457717","https://openalex.org/W4387917714"],"abstract_inverted_index":{"With":[0],"continued":[1],"scaling":[2],"of":[3,9,34,43,51,78,112],"transistor":[4],"feature":[5],"size,":[6],"aggressive":[7],"use":[8],"power":[10,66,83],"saving":[11],"techniques":[12],"exacerbates":[13],"the":[14,31,32,35,40,46,108,113,120,130],"Power":[15],"Supply":[16],"Noise":[17],"(PSN)":[18],"problem":[19],"in":[20,25,53,142],"high":[21,121],"performance":[22,122],"microprocessors.":[23,154],"PSN":[24,52,93,98,143,149],"an":[26,88,138],"integrated":[27,89],"circuit":[28,37,64],"depends":[29],"on":[30,45,119,137],"interplay":[33],"intrinsic":[36],"characteristics":[38,77],"and":[39,125],"runtime":[41],"execution":[42,76],"programs":[44],"circuit.":[47],"Consequently,":[48],"accurate":[49],"estimation":[50],"a":[54,97,146],"microprocessor":[55],"requires":[56],"combining":[57],"architectural":[58,75],"level":[59,65],"activity":[60],"information":[61],"with":[62,81],"detailed":[63,82],"supply":[67],"network":[68],"modeling.":[69],"In":[70],"this":[71],"paper,":[72],"we":[73],"combine":[74],"real":[79],"workloads":[80],"grid":[84],"modeling,":[85],"to":[86,106],"create":[87],"circuit-architectural":[90,104],"framework":[91,105],"for":[92,153],"estimation.":[94],"We":[95,115],"propose":[96],"aware":[99,150],"floorplanning":[100,151],"algorithm":[101,118],"using":[102],"our":[103,117],"reduce":[107],"decoupling":[109],"capacitance":[110],"requirement":[111],"chip.":[114],"evaluate":[116],"Alpha":[123],"processor":[124],"several":[126],"MCNC":[127],"benchmarks":[128],"at":[129],"45nm":[131],"technology":[132],"node.":[133],"Our":[134],"results":[135],"show":[136],"average":[139],"18.94%":[140],"improvement":[141],"reduction":[144],"over":[145],"recently":[147],"proposed":[148],"technique":[152]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}