{"id":"https://openalex.org/W2151887096","doi":"https://doi.org/10.1109/isqed.2011.5770721","title":"A design time simulator for computer architects","display_name":"A design time simulator for computer architects","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2151887096","doi":"https://doi.org/10.1109/isqed.2011.5770721","mag":"2151887096"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2011.5770721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000752729","display_name":"Sangeetha Sudhakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sangeetha Sudhakrishnan","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110263094","display_name":"Francisco J. Mesa-Mart\u00ednez","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Francisco J. Mesa-Martinez","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065936105","display_name":"Jose Renau","orcid":"https://orcid.org/0000-0001-5128-0506"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Renau","raw_affiliation_strings":["Department of Computer Engineering, University of California, Santa Cruz, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000752729"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":0.2577,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6011417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7412272095680237},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.49988842010498047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47522714734077454},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.47007352113723755},{"id":"https://openalex.org/keywords/architectural-design","display_name":"Architectural design","score":0.443753182888031},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.44227537512779236},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.3809298574924469},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.34608644247055054},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.34054964780807495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3310914635658264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1463082730770111},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1366216540336609}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7412272095680237},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.49988842010498047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47522714734077454},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.47007352113723755},{"id":"https://openalex.org/C2984241579","wikidata":"https://www.wikidata.org/wiki/Q323611","display_name":"Architectural design","level":3,"score":0.443753182888031},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.44227537512779236},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.3809298574924469},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.34608644247055054},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.34054964780807495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3310914635658264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1463082730770111},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1366216540336609},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2011.5770721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2011.5770721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 12th International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.363.5978","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.363.5978","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://masc.soe.ucsc.edu/docs/isqed11.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321679","display_name":"Ministry of Economy, Trade and Industry","ror":"https://ror.org/055tm7f07"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1487200611","https://openalex.org/W1535381460","https://openalex.org/W1964962870","https://openalex.org/W1976431848","https://openalex.org/W2000509609","https://openalex.org/W2012252449","https://openalex.org/W2024880014","https://openalex.org/W2053425359","https://openalex.org/W2070232376","https://openalex.org/W2102727118","https://openalex.org/W2107031757","https://openalex.org/W2109105289","https://openalex.org/W2119307506","https://openalex.org/W2127306778","https://openalex.org/W2130433275","https://openalex.org/W2145913625","https://openalex.org/W2150949999","https://openalex.org/W2151707223","https://openalex.org/W2171816001","https://openalex.org/W2290181636","https://openalex.org/W3005115464","https://openalex.org/W3015205468","https://openalex.org/W3140903683","https://openalex.org/W3148527572","https://openalex.org/W3184666341","https://openalex.org/W6792941224","https://openalex.org/W6989925906"],"related_works":["https://openalex.org/W2283291034","https://openalex.org/W2361108168","https://openalex.org/W2371326151","https://openalex.org/W2031223288","https://openalex.org/W120809922","https://openalex.org/W2051367001","https://openalex.org/W2018201225","https://openalex.org/W2038503502","https://openalex.org/W2084925448","https://openalex.org/W2363497019"],"abstract_inverted_index":{"Processor":[0],"design":[1,19,34,47,80,111],"and":[2,7,33,71,88,95],"implementation":[3],"is":[4],"a":[5,52,114],"complex":[6],"resource":[8],"intensive":[9],"enterprise.":[10],"Ideally,":[11],"designers":[12],"should":[13],"be":[14],"able":[15],"to":[16,28,44],"quantify":[17],"the":[18,39,64,69,86,105,110],"time":[20,112],"implications":[21],"of":[22,41,55,90],"their":[23],"architectural":[24,106,117],"proposals,":[25],"in":[26],"order":[27],"make":[29],"more":[30],"educated":[31],"decisions":[32],"trade":[35],"offs.":[36],"To":[37,74],"address":[38],"lack":[40],"quantitative":[42],"methodologies":[43],"estimate":[45,109],"processor":[46],"time,":[48],"this":[49],"paper":[50],"introduces":[51],"new":[53],"class":[54],"event-driven":[56],"simulation:":[57],"\u03bcDSim.":[58],"Our":[59],"proposed":[60],"simulation":[61],"infrastructure":[62],"models":[63],"interaction":[65],"between":[66],"engineers":[67],"during":[68,85],"development":[70,87],"verification":[72,89],"cycles.":[73],"validate":[75],"\u03bcDSim,":[76],"we":[77,108],"compare":[78],"estimated":[79],"times":[81],"against":[82],"data":[83],"gathered":[84],"three":[91,96],"different":[92],"academic":[93],"processors":[94],"industrial":[97],"multiprocessor":[98],"systems.":[99],"As":[100],"an":[101],"example":[102],"application":[103],"for":[104,113],"community,":[107],"previously":[115],"published":[116],"proposal.":[118]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}