{"id":"https://openalex.org/W2106759508","doi":"https://doi.org/10.1109/isqed.2010.5450554","title":"Die-level leakage power analysis of FinFET circuits considering process variations","display_name":"Die-level leakage power analysis of FinFET circuits considering process variations","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2106759508","doi":"https://doi.org/10.1109/isqed.2010.5450554","mag":"2106759508"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000714311","display_name":"Prateek Mishra","orcid":"https://orcid.org/0000-0003-1276-1678"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prateek Mishra","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, NJ 08544, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, NJ 08544, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000952630","display_name":"Ajay N. Bhoj","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajay N. Bhoj","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, NJ 08544, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, NJ 08544, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","Department of Electrical Engineering, Princeton University, NJ 08544, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, NJ 08544, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000714311"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":2.8864,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.91313666,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"347","last_page":"355"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6482961177825928},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5820208191871643},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5574665665626526},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5300412178039551},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5276347994804382},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5266266465187073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3896440863609314},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3224101662635803},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27886515855789185}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6482961177825928},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5820208191871643},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5574665665626526},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5300412178039551},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5276347994804382},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5266266465187073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3896440863609314},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3224101662635803},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27886515855789185},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1559796829","https://openalex.org/W1587386427","https://openalex.org/W1599649471","https://openalex.org/W2058283199","https://openalex.org/W2091560152","https://openalex.org/W2105874609","https://openalex.org/W2106542123","https://openalex.org/W2107919924","https://openalex.org/W2113013533","https://openalex.org/W2114978747","https://openalex.org/W2116580823","https://openalex.org/W2117865974","https://openalex.org/W2118366390","https://openalex.org/W2119821681","https://openalex.org/W2120116751","https://openalex.org/W2120985183","https://openalex.org/W2121437951","https://openalex.org/W2126039497","https://openalex.org/W2133249535","https://openalex.org/W2146731180","https://openalex.org/W2150368362","https://openalex.org/W2151356034","https://openalex.org/W2153865810","https://openalex.org/W2159850878","https://openalex.org/W2160580687","https://openalex.org/W2162935501","https://openalex.org/W2170542648","https://openalex.org/W2292447146","https://openalex.org/W4249985154","https://openalex.org/W4254506919","https://openalex.org/W4254813888","https://openalex.org/W6635983159","https://openalex.org/W6676021147","https://openalex.org/W6678049473","https://openalex.org/W6681957013"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827","https://openalex.org/W1995389502","https://openalex.org/W2130440338","https://openalex.org/W1574518580","https://openalex.org/W2791832526"],"abstract_inverted_index":{"In":[0,51],"the":[1,31,56,77,94,114,118,143,177,199,206,242],"recent":[2],"past,":[3],"FinFETs":[4],"have":[5],"been":[6],"touted":[7],"as":[8,39],"promising":[9,236],"alternatives":[10],"to":[11,15,22,28,112,130,141,233],"planar":[12],"CMOS":[13],"owing":[14],"their":[16],"superior":[17],"short-channel":[18],"characteristics.":[19],"However,":[20],"due":[21],"lithographic":[23],"constraints,":[24],"they":[25],"are":[26,37],"likely":[27],"suffer":[29],"from":[30,172],"effects":[32,116],"of":[33,86,96,201],"process":[34,97],"variations,":[35],"which":[36],"manifested":[38],"large":[40,149],"spreads":[41],"in":[42,47,62,80,105,121,133,210,212],"leakage":[43,57,78,119,145,178,243],"current":[44,146],"and":[45,68,75,89,123,127,189,208,226],"delay":[46,219],"combinational":[48],"logic":[49,73,91,154],"circuits.":[50],"this":[52],"work,":[53],"we":[54,108],"model":[55],"probability":[58],"density":[59],"function":[60],"(pdf)":[61],"shorted-gate":[63],"(SG),":[64],"independent-gate":[65],"(IG)/low-power":[66],"(LP),":[67],"mixed-terminal":[69],"(MT)":[70],"FinFET":[71,125,247],"standard":[72,248],"cells,":[74],"examine":[76],"tradeoffs":[79,244],"benchmark":[81],"circuits":[82,150],"synthesized":[83],"using":[84,152,156],"combinations":[85],"SG-,":[87],"LP-,":[88],"MT-mode":[90,190,227],"cells":[92],"under":[93],"effect":[95],"variations.":[98],"Using":[99],"quasi-Monte":[100],"Carlo":[101],"mixed-mode":[102],"device":[103],"simulations":[104],"Sentaurus":[106],"TCAD,":[107],"develop":[109],"simple":[110],"macromodels":[111],"capture":[113],"physical":[115],"influencing":[117],"spread":[120],"SG-":[122],"IG-mode":[124],"devices,":[126],"extend":[128],"it":[129],"stacked":[131],"devices":[132],"NAND/NOR":[134],"gates.":[135],"We":[136,194],"also":[137,195],"implement":[138],"a":[139,164,173,218,235],"methodology":[140],"obtain":[142],"overall":[144],"distribution":[147],"for":[148],"(synthesized":[151],"SG/LP/MT-mode":[153],"cells)":[155],"Latin":[157],"hypercube":[158],"sampling,":[159],"considering":[160],"spatial":[161],"correlation":[162],"on":[163],"quad-tree":[165],"based":[166],"grid.":[167],"Results":[168],"indicate":[169],"that,":[170],"starting":[171],"100%":[174],"SG-mode":[175,214,230],"circuit,":[176,215],"spread/yield":[179],"point":[180],"can":[181,240],"be":[182,234],"improved":[183],"considerably":[184],"by":[185,216,246],"suitably":[186],"introducing":[187],"LP-mode":[188],"gates":[191,203,228,231],"at":[192],"iso-delay.":[193],"show":[196],"that":[197,239],"increasing":[198],"fraction":[200],"LP/MT-mode":[202],"(to":[204],"reduce":[205],"mean":[207],"variance":[209],"leakage)":[211],"an":[213],"permitting":[217],"slack,":[220],"yields":[221],"diminishing":[222],"returns.":[223],"Mixing":[224],"LP-":[225],"with":[229],"appears":[232],"synthesis":[237],"strategy":[238],"leverage":[241],"offered":[245],"cells.":[249]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}