{"id":"https://openalex.org/W2109065017","doi":"https://doi.org/10.1109/isqed.2010.5450553","title":"Modeling and analysis of III–V logic FETs for devices and circuits: Sub-22nm technology III–V SRAM cell design","display_name":"Modeling and analysis of III–V logic FETs for devices and circuits: Sub-22nm technology III–V SRAM cell design","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2109065017","doi":"https://doi.org/10.1109/isqed.2010.5450553","mag":"2109065017"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026750440","display_name":"Saeroonter Oh","orcid":"https://orcid.org/0000-0003-4281-6879"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saeroonter Oh","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","[Department of Electrical Engineering, Stanford University, CA, 94305, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Stanford University, CA, 94305, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782212","display_name":"H.T. Jeong","orcid":"https://orcid.org/0000-0002-8991-8250"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeong","raw_affiliation_strings":["[Department of Electrical Engineering, Stanford University, CA, 94305, USA]"],"affiliations":[{"raw_affiliation_string":"[Department of Electrical Engineering, Stanford University, CA, 94305, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066440288","display_name":"S.S. Wong","orcid":"https://orcid.org/0000-0003-4361-1744"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Simon Wong","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","[Department of Electrical Engineering, Stanford University, CA, 94305, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Stanford University, CA, 94305, USA]","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059975258","display_name":"H.\u2010S. Philip Wong","orcid":"https://orcid.org/0000-0002-0096-1472"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-S. Philip Wong","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","[Department of Electrical Engineering, Stanford University, CA, 94305, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Stanford University, CA, 94305, USA]","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026750440"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15312368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"342","last_page":"346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9326237440109253},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7716531753540039},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5814495086669922},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.5184423923492432},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4961787164211273},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.491912841796875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4673488438129425},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.42663371562957764},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.42212003469467163},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4105044901371002},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3198087215423584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2693308889865875},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20968768000602722},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14972451329231262}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9326237440109253},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7716531753540039},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5814495086669922},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.5184423923492432},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4961787164211273},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.491912841796875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4673488438129425},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.42663371562957764},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.42212003469467163},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4105044901371002},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3198087215423584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2693308889865875},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20968768000602722},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14972451329231262},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450553","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450553","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1586126745","https://openalex.org/W1993273882","https://openalex.org/W2000770052","https://openalex.org/W2013558114","https://openalex.org/W2029869373","https://openalex.org/W2039840414","https://openalex.org/W2045106085","https://openalex.org/W2081944796","https://openalex.org/W2100253199","https://openalex.org/W2108582116","https://openalex.org/W2108972952","https://openalex.org/W2121882410","https://openalex.org/W2123053708","https://openalex.org/W2145304030","https://openalex.org/W2151532256","https://openalex.org/W2155153274","https://openalex.org/W3145101554","https://openalex.org/W6676837155"],"related_works":["https://openalex.org/W2095795001","https://openalex.org/W2003063789","https://openalex.org/W2031972468","https://openalex.org/W4388836178","https://openalex.org/W1510452813","https://openalex.org/W2621684361","https://openalex.org/W1593219341","https://openalex.org/W1742453416","https://openalex.org/W4292794042","https://openalex.org/W2111072744"],"abstract_inverted_index":{"A":[0],"compact":[1],"model":[2],"of":[3,50],"III\u2013V":[4,22,27,65],"HFETs":[5],"is":[6],"developed":[7],"for":[8,33,42,64,68],"digital":[9],"logic":[10],"circuit":[11,24],"applications":[12],"such":[13],"as":[14],"a":[15,51,56,61],"6T-SRAM":[16],"cell.":[17],"We":[18,46],"study":[19],"sub-22nm":[20],"technology":[21],"SRAM":[23,57,69],"design":[25],"via":[26],"MOSFETs":[28],"with":[29],"thin":[30],"high-k":[31],"dielectric":[32],"low":[34],"gate":[35],"tunneling":[36],"current,":[37],"and":[38,59],"optimized":[39],"extrinsic":[40],"structure":[41],"minimum":[43,62],"parasitic":[44],"capacitance.":[45],"investigate":[47],"the":[48],"drawbacks":[49],"weak":[52],"PMOS":[53,66],"device":[54],"in":[55],"cell":[58],"propose":[60],"requirement":[63],"strength":[67],"to":[70],"be":[71],"viable.":[72]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}