{"id":"https://openalex.org/W2045403765","doi":"https://doi.org/10.1109/isqed.2010.5450538","title":"Domino gate with modified voltage keeper","display_name":"Domino gate with modified voltage keeper","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2045403765","doi":"https://doi.org/10.1109/isqed.2010.5450538","mag":"2045403765"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100394105","display_name":"Jinhui Wang","orcid":"https://orcid.org/0000-0001-7024-3313"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jinhui Wang","raw_affiliation_strings":["VLSI and System Laboratory, Beijing University of Technology, Beijing, China","VLSI & System Lab, Beijing University of Technology, CHINA"],"affiliations":[{"raw_affiliation_string":"VLSI and System Laboratory, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, CHINA","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110364926","display_name":"Wuchen Wu","orcid":"https://orcid.org/0000-0003-3543-2463"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wuchen Wu","raw_affiliation_strings":["VLSI and System Laboratory, Beijing University of Technology, Beijing, China","VLSI & System Lab, Beijing University of Technology, CHINA"],"affiliations":[{"raw_affiliation_string":"VLSI and System Laboratory, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, CHINA","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069728349","display_name":"Na Gong","orcid":"https://orcid.org/0000-0002-3297-7436"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Na Gong","raw_affiliation_strings":["Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","Department of Computer Science and Engineering, State University of New York at Buffalo, NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York, University at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, State University of New York at Buffalo, NY, USA#TAB#","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112107545","display_name":"Ligang Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ligang Hou","raw_affiliation_strings":["VLSI and System Laboratory, Beijing University of Technology, Beijing, China","VLSI & System Lab, Beijing University of Technology, CHINA"],"affiliations":[{"raw_affiliation_string":"VLSI and System Laboratory, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, CHINA","institution_ids":["https://openalex.org/I37796252"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100394105"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.8445,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74562451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"443","last_page":"446"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6795600652694702},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6602592468261719},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6519330739974976},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.6338105201721191},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.510246992111206},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4824957847595215},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4390282928943634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41687825322151184},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2943262755870819},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2332783043384552},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18142136931419373},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.11928540468215942}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6795600652694702},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6602592468261719},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6519330739974976},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6338105201721191},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.510246992111206},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4824957847595215},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4390282928943634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41687825322151184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2943262755870819},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2332783043384552},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18142136931419373},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.11928540468215942},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1502991056","https://openalex.org/W1556099140","https://openalex.org/W1605676060","https://openalex.org/W1994777880","https://openalex.org/W2134076376","https://openalex.org/W2140541049","https://openalex.org/W2157368480","https://openalex.org/W2158932653","https://openalex.org/W4234314296","https://openalex.org/W6633139881"],"related_works":["https://openalex.org/W3174071739","https://openalex.org/W2150513440","https://openalex.org/W2168226525","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2100009051","https://openalex.org/W1498239474","https://openalex.org/W4387736942","https://openalex.org/W4243655719","https://openalex.org/W2119842574"],"abstract_inverted_index":{"Using":[0],"both":[1],"the":[2,20,31,52,61],"modified":[3],"supply":[4],"voltage":[5],"and":[6,39],"body":[7,49],"voltage,":[8,51],"an":[9],"optimized":[10,53],"keeper":[11,54],"technique":[12,33,55],"is":[13],"presented":[14],"in":[15],"this":[16],"paper":[17],"to":[18,41,57],"tradeoff":[19],"performance":[21],"of":[22,46,48,60],"domino":[23],"OR":[24],"gates.":[25],"The":[26],"simulation":[27],"results":[28],"show":[29],"that":[30],"novel":[32],"can":[34],"highly":[35],"improve":[36],"power/speed":[37],"efficiency":[38],"robustness":[40],"noise.":[42],"In":[43],"addition,":[44],"because":[45],"employment":[47],"biased":[50],"enables":[56],"minimize":[58],"effect":[59],"strong":[62],"process":[63],"parameter":[64],"variation.":[65]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}