{"id":"https://openalex.org/W2077349604","doi":"https://doi.org/10.1109/isqed.2010.5450528","title":"Low power clock gates optimization for clock tree distribution","display_name":"Low power clock gates optimization for clock tree distribution","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2077349604","doi":"https://doi.org/10.1109/isqed.2010.5450528","mag":"2077349604"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004796789","display_name":"Siong Kiong Teng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Siong Kiong Teng","raw_affiliation_strings":["Penang Design Center, Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","Penanz Design Center, Intel Microelectronics, Penang, Malaysia"],"affiliations":[{"raw_affiliation_string":"Penang Design Center, Intel Microelectronics (M) Sdn. Bhd., Penang, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Penanz Design Center, Intel Microelectronics, Penang, Malaysia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067355528","display_name":"Norhayati Soin","orcid":"https://orcid.org/0000-0002-8775-1346"},"institutions":[{"id":"https://openalex.org/I33849332","display_name":"University of Malaya","ror":"https://ror.org/00rzspn62","country_code":"MY","type":"education","lineage":["https://openalex.org/I33849332"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Norhayati Soin","raw_affiliation_strings":["Dept. of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I33849332"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004796789"],"corresponding_institution_ids":["https://openalex.org/I4210142644"],"apc_list":null,"apc_paid":null,"fwci":0.8659,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.77387657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"488","last_page":"492"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9617290496826172},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8294264078140259},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7886549234390259},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7863638401031494},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7048982381820679},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6118889451026917},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5419659614562988},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4687041938304901},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.4532150626182556},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39456427097320557},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24062278866767883},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10370367765426636},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05958595871925354}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9617290496826172},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8294264078140259},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7886549234390259},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7863638401031494},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7048982381820679},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6118889451026917},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5419659614562988},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4687041938304901},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.4532150626182556},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39456427097320557},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24062278866767883},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10370367765426636},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05958595871925354}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1819510856","https://openalex.org/W1970310355","https://openalex.org/W2095310213","https://openalex.org/W2127406844","https://openalex.org/W2128876681","https://openalex.org/W2143629014","https://openalex.org/W2149417654","https://openalex.org/W2168537424","https://openalex.org/W4246862233","https://openalex.org/W6638200613","https://openalex.org/W6679144603","https://openalex.org/W6679411101"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2286776167","https://openalex.org/W4313332229","https://openalex.org/W2205497670","https://openalex.org/W2520965597","https://openalex.org/W2133326759","https://openalex.org/W1548820612","https://openalex.org/W2617666058","https://openalex.org/W2163637408","https://openalex.org/W2477469844"],"abstract_inverted_index":{"Clock":[0],"gating":[1,47],"technique":[2,31],"had":[3],"become":[4],"one":[5],"of":[6,55],"the":[7,56,73,82,87,92,106,114,118],"major":[8],"dynamic":[9],"power":[10,16,124],"saving":[11],"approaches":[12],"in":[13],"today":[14],"low":[15],"digital":[17],"circuit":[18],"design.":[19,48],"In":[20],"this":[21],"paper,":[22],"we":[23],"present":[24],"a":[25],"new":[26],"physical":[27],"clock":[28,46,64,74,78,88,94,108,122],"gates":[29],"optimization":[30],"using":[32,125],"splitting":[33],"and":[34,43,81],"merging":[35,98],"algorithm":[36,50,99],"that":[37],"works":[38],"on":[39,53,91,113,120],"both":[40],"single":[41],"level":[42],"multiple":[44],"levels":[45],"The":[49,67,97,111],"is":[51,70],"built":[52],"top":[54],"standard":[57],"EDA":[58],"flow":[59],"by":[60],"running":[61],"two":[62],"passes":[63],"tree":[65,89,109,123],"synthesis.":[66],"first":[68],"pass":[69,84],"to":[71,104],"obtain":[72],"buffer":[75],"location":[76],"for":[77],"gate":[79,95],"swapping":[80],"second":[83],"will":[85,100],"build":[86],"based":[90],"optimum":[93],"location.":[96],"then":[101],"be":[102],"used":[103],"improve":[105],"overall":[107,121],"power.":[110],"results":[112],"industrial":[115],"design":[116],"show":[117],"improvement":[119],"aforementioned":[126],"algorithm.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}