{"id":"https://openalex.org/W2039445796","doi":"https://doi.org/10.1109/isqed.2010.5450501","title":"Layout-aware Illinois Scan design for high fault coverage coverage","display_name":"Layout-aware Illinois Scan design for high fault coverage coverage","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2039445796","doi":"https://doi.org/10.1109/isqed.2010.5450501","mag":"2039445796"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074867889","display_name":"Somnath Banerjee","orcid":"https://orcid.org/0000-0002-4947-7649"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Banerjee","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science,  University of Bristol , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science,  University of Bristol , UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081683515","display_name":"Jimson Mathew","orcid":"https://orcid.org/0000-0001-8247-9040"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. Mathew","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science,  University of Bristol , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science,  University of Bristol , UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. K. Pradhan","raw_affiliation_strings":["Department of Computer Science, University of Bristol, UK","Department of Computer Science,  University of Bristol , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science,  University of Bristol , UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. P. Mohanty","raw_affiliation_strings":["University of North Texas, Denton, TX, USA","University of North Texas, Denton, 76203, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"University of North Texas, Denton, 76203, USA","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5264,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6014129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"683","last_page":"688"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.823798418045044},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8079251646995544},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7933429479598999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6709902882575989},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6665306687355042},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6197565197944641},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5913160443305969},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.5275827646255493},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5206702947616577},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4902854263782501},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.48984643816947937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47831037640571594},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45224297046661377},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4497770667076111},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4393007457256317},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.42756733298301697},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4131501615047455},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3849177956581116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3516399562358856},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.298279732465744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29824697971343994},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2378130555152893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21102949976921082},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1596551239490509},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15375378727912903},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08337381482124329}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.823798418045044},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8079251646995544},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7933429479598999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6709902882575989},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6665306687355042},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6197565197944641},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5913160443305969},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.5275827646255493},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5206702947616577},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4902854263782501},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.48984643816947937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47831037640571594},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45224297046661377},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4497770667076111},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4393007457256317},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.42756733298301697},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4131501615047455},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3849177956581116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3516399562358856},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.298279732465744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29824697971343994},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2378130555152893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21102949976921082},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1596551239490509},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15375378727912903},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08337381482124329},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W415832010","https://openalex.org/W1479863711","https://openalex.org/W1595513435","https://openalex.org/W1825637665","https://openalex.org/W1967401717","https://openalex.org/W2043860543","https://openalex.org/W2095752765","https://openalex.org/W2115658300","https://openalex.org/W2118922141","https://openalex.org/W2121076138","https://openalex.org/W2122643352","https://openalex.org/W2130149750","https://openalex.org/W2132752566","https://openalex.org/W2142483327","https://openalex.org/W2144503280","https://openalex.org/W2168755502","https://openalex.org/W2170994251","https://openalex.org/W3141096187","https://openalex.org/W4235243288","https://openalex.org/W4240028124","https://openalex.org/W4245500163","https://openalex.org/W4249647124","https://openalex.org/W6628682275","https://openalex.org/W6635265389","https://openalex.org/W6642208140"],"related_works":["https://openalex.org/W2553035740","https://openalex.org/W2143584365","https://openalex.org/W2111928029","https://openalex.org/W2134712318","https://openalex.org/W1501621551","https://openalex.org/W2117171289","https://openalex.org/W2131499522","https://openalex.org/W2057961029","https://openalex.org/W2189059878","https://openalex.org/W2110102663"],"abstract_inverted_index":{"The":[0,100,159],"Illinois":[1],"Scan":[2],"Architecture":[3],"(ILS)":[4],"consists":[5],"of":[6,46,62,70,92,102,117,136,152,187],"several":[7],"scan":[8,47,64,83],"path":[9],"segments":[10,107],"and":[11,19,44,60,167,185],"is":[12,108,125],"useful":[13],"in":[14,123,144,156],"reducing":[15],"test":[16,20,25,138,153,163],"application":[17,164],"time":[18,165],"data":[21],"volume":[22],"required":[23,155],"to":[24,32,120,140],"today's":[26],"high":[27,34,173],"density":[28],"VLSI":[29],"circuits.":[30],"However,":[31],"achieve":[33],"fault":[35,142,174],"coverage":[36,143],"with":[37],"ILS":[38,98,106],"architecture":[39],"one":[40],"requires":[41],"judicious":[42],"grouping":[43],"ordering":[45],"flip-flops":[48,72,104,119],"for":[49],"selecting":[50],"these":[51],"segments.":[52],"This":[53,147],"may":[54],"also":[55],"increase":[56],"the":[57,63,67,71,103,115,118,128,133,150,169,183,188],"wiring":[58],"complexity":[59],"cost":[61],"chain,":[65],"as":[66,94,96],"physical":[68],"locations":[69],"on":[73,178],"silicon":[74],"are":[75],"determined":[76,109,126],"at":[77,168],"an":[78],"early":[79],"design":[80],"stage":[81],"before":[82],"insertion.":[84],"In":[85],"this":[86],"paper,":[87],"we":[88],"propose":[89],"a":[90,137],"scheme":[91],"layout-aware":[93],"well":[95],"coverage-driven":[97],"design.":[99],"partitioning":[101],"into":[105],"by":[110,127],"their":[111],"geometric":[112],"locations,":[113],"whereas":[114],"set":[116],"be":[121],"placed":[122],"parallel":[124],"minimum":[129],"incompatibility":[130],"relations":[131],"among":[132],"corresponding":[134],"bits":[135],"set,":[139],"enhance":[141],"broadcast":[145],"mode.":[146,158],"consequently,":[148],"reduces":[149,162],"number":[151],"patterns":[154],"serial":[157],"proposed":[160,189],"methodology":[161],"significantly,":[166],"same":[170],"time,":[171],"achieves":[172],"coverage.":[175],"Experimental":[176],"results":[177],"various":[179],"benchmark":[180],"circuits":[181],"demonstrate":[182],"efficacy":[184],"versatility":[186],"method.":[190]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}