{"id":"https://openalex.org/W2020111326","doi":"https://doi.org/10.1109/isqed.2010.5450497","title":"Power-yield optimization in MPSoC task scheduling under process variation","display_name":"Power-yield optimization in MPSoC task scheduling under process variation","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2020111326","doi":"https://doi.org/10.1109/isqed.2010.5450497","mag":"2020111326"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039753920","display_name":"Mahmoud Momtazpour","orcid":"https://orcid.org/0000-0002-2974-8245"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mahmoud Momtazpour","raw_affiliation_strings":["Sharif University of Technology, Tehran, Iran","Sharif Univ. of Tech., Azadi Ave., Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Sharif Univ. of Tech., Azadi Ave., Tehran, IRAN","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004925356","display_name":"Esmaeel Sanaei","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Esmaeel Sanaei","raw_affiliation_strings":["Sharif University of Technology, Tehran, Iran","Sharif Univ. of Tech., Azadi Ave., Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Sharif Univ. of Tech., Azadi Ave., Tehran, IRAN","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045308844","display_name":"Maziar Goudarzi","orcid":"https://orcid.org/0000-0002-1272-4589"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Maziar Goudarzi","raw_affiliation_strings":["Sharif University of Technology, Tehran, Iran","Sharif Univ. of Tech., Azadi Ave., Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Sharif Univ. of Tech., Azadi Ave., Tehran, IRAN","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039753920"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":1.9975,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.87202467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"747","last_page":"754"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.891743004322052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7103624939918518},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.630271852016449},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6236949563026428},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5885879993438721},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5171884298324585},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.517069399356842},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5092803239822388},{"id":"https://openalex.org/keywords/job-shop-scheduling","display_name":"Job shop scheduling","score":0.49298712611198425},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38134217262268066},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.331398606300354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3163208067417145},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.29342567920684814},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11746060848236084}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.891743004322052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7103624939918518},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.630271852016449},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6236949563026428},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5885879993438721},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5171884298324585},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.517069399356842},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5092803239822388},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.49298712611198425},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38134217262268066},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.331398606300354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3163208067417145},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.29342567920684814},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11746060848236084},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W616339485","https://openalex.org/W2034919502","https://openalex.org/W2039119623","https://openalex.org/W2047518460","https://openalex.org/W2077737229","https://openalex.org/W2093206768","https://openalex.org/W2099237366","https://openalex.org/W2112013037","https://openalex.org/W2117648153","https://openalex.org/W2119915231","https://openalex.org/W2120036863","https://openalex.org/W2126653129","https://openalex.org/W2130311951","https://openalex.org/W2145845023","https://openalex.org/W2146810400","https://openalex.org/W2161263672","https://openalex.org/W2170532327","https://openalex.org/W3147794950","https://openalex.org/W3149104842","https://openalex.org/W3150524596","https://openalex.org/W3152238893","https://openalex.org/W4239130802","https://openalex.org/W4241682545","https://openalex.org/W4247388665","https://openalex.org/W6618950189","https://openalex.org/W6642508400","https://openalex.org/W6677695913","https://openalex.org/W6677845609","https://openalex.org/W6683566035"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W2792666170","https://openalex.org/W4256600206","https://openalex.org/W1976012348","https://openalex.org/W2614713859"],"abstract_inverted_index":{"Delay":[0],"and":[1,39,52,62,81,105,132],"leakage":[2,63],"power":[3,64,106],"uncertainty":[4],"caused":[5],"by":[6],"process":[7,68],"variation":[8],"has":[9],"become":[10],"a":[11,126],"challenging":[12],"problem":[13,29,47],"in":[14,30,87],"deep":[15],"sub-micron":[16],"technologies.":[17],"In":[18],"recent":[19],"years,":[20],"the":[21,46,67,71,102,114],"designers":[22],"have":[23],"developed":[24],"methods":[25],"to":[26,90,100,112],"tackle":[27],"this":[28],"many":[31],"design":[32],"levels":[33],"such":[34],"as":[35],"high":[36],"level":[37,41],"synthesis":[38],"system":[40],"synthesis.":[42],"This":[43],"paper":[44],"addresses":[45],"of":[48,69,97,129],"variation-aware":[49],"task":[50],"scheduling":[51],"binding":[53],"for":[54],"multiprocessor":[55],"system-on-chip":[56],"(MPSoC).":[57],"We":[58,108],"consider":[59],"both":[60],"delay":[61],"variations":[65],"during":[66],"finding":[70],"best":[72,115],"schedule":[73,116],"so":[74],"that":[75,117,136],"leakier":[76],"processors":[77],"are":[78],"less":[79],"utilized":[80],"can":[82],"be":[83],"more":[84],"frequently":[85],"put":[86],"sleep":[88],"mode":[89],"reduce":[91],"power.":[92],"Our":[93],"algorithm":[94,111,139],"takes":[95],"advantage":[96],"event":[98],"tables":[99],"accelerate":[101],"statistical":[103],"timing":[104],"analysis.":[107],"use":[109],"genetic":[110],"find":[113],"maximizes":[118],"power-yield":[119,142],"under":[120],"performance-yield":[121],"constraint.":[122],"Experimental":[123],"results":[124],"on":[125,144],"wide":[127],"range":[128],"real":[130],"world":[131],"random":[133],"benchmarks":[134],"show":[135],"our":[137],"proposed":[138],"achieves":[140],"47%":[141],"improvement":[143],"average":[145],"over":[146],"deterministic":[147],"worst-case-based":[148],"scheduling.":[149]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}