{"id":"https://openalex.org/W2071207665","doi":"https://doi.org/10.1109/isqed.2010.5450494","title":"A low power clock network placement framework","display_name":"A low power clock network placement framework","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2071207665","doi":"https://doi.org/10.1109/isqed.2010.5450494","mag":"2071207665"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100638493","display_name":"Dawei Liu","orcid":"https://orcid.org/0000-0003-4147-9540"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dawei Liu","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025977354","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0001-7099-1995"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056238058","display_name":"Yongqiang Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongqiang Lv","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034755987","display_name":"Jinian Bian","orcid":"https://orcid.org/0000-0002-4322-1503"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinian Bian","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100638493"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13107291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"771","last_page":"776"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7410017251968384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6660722494125366},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6561450362205505},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6490684747695923},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5504237413406372},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5489524006843567},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4945783317089081},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.48880311846733093},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.48718351125717163},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4700421690940857},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4619181156158447},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4472000002861023},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.44085219502449036},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.42201119661331177},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4055335819721222},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2935367822647095},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.23260706663131714},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19962462782859802},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1937359869480133},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1643373668193817},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14176547527313232},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.09207549691200256}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7410017251968384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6660722494125366},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6561450362205505},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6490684747695923},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5504237413406372},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5489524006843567},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4945783317089081},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.48880311846733093},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.48718351125717163},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4700421690940857},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4619181156158447},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4472000002861023},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.44085219502449036},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.42201119661331177},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4055335819721222},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2935367822647095},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.23260706663131714},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19962462782859802},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1937359869480133},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1643373668193817},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14176547527313232},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.09207549691200256},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1607353855","https://openalex.org/W1782592379","https://openalex.org/W2001979258","https://openalex.org/W2068670364","https://openalex.org/W2097828116","https://openalex.org/W2113066134","https://openalex.org/W2113202945","https://openalex.org/W2113267287","https://openalex.org/W2113775750","https://openalex.org/W2117793659","https://openalex.org/W2122944491","https://openalex.org/W2130630409","https://openalex.org/W2136196184","https://openalex.org/W2136768070","https://openalex.org/W2143629014","https://openalex.org/W2144758504","https://openalex.org/W2150499679","https://openalex.org/W2152486274","https://openalex.org/W2163263638","https://openalex.org/W2163899785","https://openalex.org/W2180499911","https://openalex.org/W3154674285","https://openalex.org/W4240281133","https://openalex.org/W4251593114","https://openalex.org/W6667666121"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2090213929","https://openalex.org/W2617666058","https://openalex.org/W2165139624","https://openalex.org/W2803012234","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Register":[0],"placement":[1,28,34,123],"has":[2],"fundamental":[3],"influence":[4],"to":[5,69,81,94],"a":[6,11,24,71,110,121],"clock":[7,12,27,48,73,88,129],"network":[8,130],"size/wirelength":[9],"as":[10],"routing":[13],"is":[14,31,50,58,67,106,118],"carried":[15,60],"out":[16,61],"based":[17],"on":[18],"register":[19],"locations.":[20],"This":[21],"paper":[22],"presents":[23],"novel":[25],"low-power":[26],"framework":[29],"which":[30],"independent":[32],"of":[33,40,46,86],"algorithms.":[35],"Inspired":[36],"by":[37,90,102,133],"the":[38,44,56,76,83,87,98,128],"algorithm":[39],"Divide":[41],"and":[42,55],"Conquer,":[43],"set":[45],"whole":[47],"sinks":[49],"divided":[51],"into":[52,120],"many":[53],"subsets":[54],"optimization":[57],"mainly":[59],"in":[62],"each":[63],"subset.":[64],"Since":[65],"it":[66,117],"impossible":[68],"build":[70],"complete":[72],"tree":[74,89],"during":[75],"placement,":[77],"our":[78],"approach":[79],"tries":[80],"construct":[82],"main":[84],"topology":[85],"bi-partition.":[91],"In":[92],"order":[93],"cover":[95],"timing":[96],"issues,":[97],"net-based":[99],"timing-driven":[100],"technique":[101],"net":[103],"weighting":[104],"method":[105],"used":[107],"for":[108],"achieving":[109],"good":[111],"timing.":[112],"For":[113],"characterizing":[114],"this":[115],"framework,":[116],"embedded":[119],"force-directed":[122],"flow.":[124],"Experimental":[125],"results":[126],"show":[127],"wirelength":[131],"reduced":[132],"17.18%":[134],".":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}