{"id":"https://openalex.org/W2031988291","doi":"https://doi.org/10.1109/isqed.2010.5450479","title":"Analog behavioral modeling flow using statistical learning method","display_name":"Analog behavioral modeling flow using statistical learning method","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2031988291","doi":"https://doi.org/10.1109/isqed.2010.5450479","mag":"2031988291"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086729355","display_name":"Hui Li","orcid":"https://orcid.org/0000-0002-5822-2795"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hui Li","raw_affiliation_strings":["National Semiconductor Corporation, USA","National Semiconductor Corp., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, USA","institution_ids":[]},{"raw_affiliation_string":"National Semiconductor Corp., USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023868270","display_name":"Makram Mansour","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Makram Mansour","raw_affiliation_strings":["National Semiconductor Corporation, USA","National Semiconductor Corp., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, USA","institution_ids":[]},{"raw_affiliation_string":"National Semiconductor Corp., USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030211359","display_name":"Sury Maturi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sury Maturi","raw_affiliation_strings":["National Semiconductor Corporation, USA","National Semiconductor Corp., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, USA","institution_ids":[]},{"raw_affiliation_string":"National Semiconductor Corp., USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100369642","display_name":"Li-C. Wang","orcid":"https://orcid.org/0000-0003-4851-8004"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-C. Wang","raw_affiliation_strings":["University of California,\uc2a0Santa Barbara, USA","University of California-Santa Barbara, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California,\uc2a0Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]},{"raw_affiliation_string":"University of California-Santa Barbara, USA;","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4451,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56037054,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2130","issue":null,"first_page":"872","last_page":"878"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.8399471640586853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7470773458480835},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.638070285320282},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.627778947353363},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5908608436584473},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.589654266834259},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45436081290245056},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.44764798879623413},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.39649689197540283},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39619913697242737},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.39486390352249146},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.3455026149749756},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3383792042732239},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3223711848258972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1999582052230835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17635732889175415}],"concepts":[{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.8399471640586853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7470773458480835},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.638070285320282},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.627778947353363},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5908608436584473},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.589654266834259},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45436081290245056},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.44764798879623413},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.39649689197540283},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39619913697242737},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.39486390352249146},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3455026149749756},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3383792042732239},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3223711848258972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1999582052230835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17635732889175415},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1480215172","https://openalex.org/W1572899790","https://openalex.org/W1969733464","https://openalex.org/W1996190198","https://openalex.org/W2002355073","https://openalex.org/W2113127220","https://openalex.org/W2118158907","https://openalex.org/W2130765257","https://openalex.org/W2131900240","https://openalex.org/W2148603752","https://openalex.org/W2156909104","https://openalex.org/W2158078575","https://openalex.org/W2410626877","https://openalex.org/W2537654758","https://openalex.org/W2615757843","https://openalex.org/W4230674625","https://openalex.org/W4247282788","https://openalex.org/W4248460126","https://openalex.org/W6714952227","https://openalex.org/W6805403146"],"related_works":["https://openalex.org/W2532929094","https://openalex.org/W2390903248","https://openalex.org/W2998013608","https://openalex.org/W2152831959","https://openalex.org/W2010443707","https://openalex.org/W2110463484","https://openalex.org/W2183432654","https://openalex.org/W2592546515","https://openalex.org/W272196929","https://openalex.org/W2031988291"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,62],"novel":[4],"behavioral-level":[5],"analog":[6,21,50],"circuit":[7],"performance":[8,64,86],"modeling":[9,19,85],"methodology":[10],"using":[11],"kernel":[12],"based":[13],"support":[14],"vector":[15],"machine":[16],"(SVM).":[17],"Behavioral":[18],"for":[20,27],"circuits":[22],"is":[23,87],"in":[24,102],"high":[25],"demand":[26],"architectural":[28],"exploration":[29],"and":[30,104],"system":[31],"prototyping":[32],"of":[33,45,57],"increasingly":[34],"complex":[35],"electronic":[36],"systems.":[37],"In":[38],"this":[39,95],"paper,":[40],"we":[41,60],"investigate":[42],"the":[43,54,69,75,80],"effectiveness":[44],"applying":[46],"SVM":[47],"to":[48,72,93],"model":[49,58,63],"circuits.":[51],"Based":[52],"on":[53],"different":[55],"perspectives":[56],"accuracy,":[59],"develop":[61],"optimizer":[65],"which":[66],"automatically":[67],"tunes":[68],"learning":[70],"engine":[71],"achieve":[73],"either":[74],"lowest":[76],"worst-case":[77],"error":[78,82],"or":[79],"average":[81],"percentage.":[83],"The":[84],"compared":[88],"against":[89],"SPICE":[90],"simulation":[91,105],"result":[92],"validate":[94],"approach.":[96],"We":[97],"also":[98],"present":[99],"its":[100],"advantages":[101],"automation":[103],"speed.":[106]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}